{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T07:48:37Z","timestamp":1768031317063,"version":"3.49.0"},"publisher-location":"Cham","reference-count":35,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783030581435","type":"print"},{"value":"9783030581442","type":"electronic"}],"license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-3-030-58144-2_17","type":"book-chapter","created":{"date-parts":[[2020,9,1]],"date-time":"2020-09-01T12:03:48Z","timestamp":1598961828000},"page":"265-279","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":9,"title":["OpenMP Device Offloading to FPGAs Using the Nymble Infrastructure"],"prefix":"10.1007","author":[{"given":"Jens","family":"Huthmann","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lukas","family":"Sommer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Artur","family":"Podobas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Andreas","family":"Koch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kentaro","family":"Sano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2020,9,1]]},"reference":[{"key":"17_CR1","doi-asserted-by":"publisher","unstructured":"Ant\u00e3o, S.F., et al.: Offloading support for OpenMP in Clang and LLVM. In: Third Workshop on the LLVM Compiler Infrastructure in HPC, LLVM-HPC@SC 2016, Salt Lake City, UT, USA, November 14, 2016, pp. 1\u201311. IEEE Computer Society (2016). https:\/\/doi.org\/10.1109\/LLVM-HPC.2016.006","DOI":"10.1109\/LLVM-HPC.2016.006"},{"key":"17_CR2","unstructured":"Asanovi\u0107, K., Patterson, D.A.: Instruction sets should be free: the case for RISC-V. Tech. rep. UCB\/EECS-2014-146, EECS Department, University of California, Berkeley (2014)"},{"key":"17_CR3","doi-asserted-by":"publisher","unstructured":"Bosch, J., et al.: Application acceleration on FPGAs with OmpSs@FPGA. In: International Conference on Field-Programmable Technology, FPT 2018, Naha, Okinawa, Japan, December 10\u201314, 2018, pp. 70\u201377. IEEE (2018). https:\/\/doi.org\/10.1109\/FPT.2018.00021","DOI":"10.1109\/FPT.2018.00021"},{"key":"17_CR4","doi-asserted-by":"publisher","unstructured":"Cabrera, D., Martorell, X., Gaydadjiev, G., Ayguad\u00e9, E., Jim\u00e9nez-Gonz\u00e1lez, D.: OpenMP extensions for FPGA accelerators. In: Najjar, W.A., Schulte, M.J. (eds.) Proceedings of the 2009 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (IC-SAMOS 2009), Samos, Greece, July 20\u201323, 2009, pp. 17\u201324. IEEE (2009). https:\/\/doi.org\/10.1109\/ICSAMOS.2009.5289237","DOI":"10.1109\/ICSAMOS.2009.5289237"},{"key":"17_CR5","doi-asserted-by":"publisher","unstructured":"Ceissler, C., Nepomuceno, R., Pereira, M.M., Araujo, G.: Automatic offloading of cluster accelerators. In: 26th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, FCCM 2018, Boulder, CO, USA, April 29\u2013May 1, 2018, p. 224. IEEE Computer Society (2018). https:\/\/doi.org\/10.1109\/FCCM.2018.00058","DOI":"10.1109\/FCCM.2018.00058"},{"key":"17_CR6","doi-asserted-by":"publisher","unstructured":"Choi, J., Brown, S.D., Anderson, J.H.: From software threads to parallel hardware in high-level synthesis for FPGAs. In: 2013 International Conference on Field-Programmable Technology, FPT 2013, Kyoto, Japan, December 9\u201311, 2013, pp. 270\u2013277. IEEE (2013). https:\/\/doi.org\/10.1109\/FPT.2013.6718365","DOI":"10.1109\/FPT.2013.6718365"},{"key":"17_CR7","doi-asserted-by":"publisher","unstructured":"Cilardo, A., Gallo, L., Mazzeo, A., Mazzocca, N.: Efficient and scalable OpenMP-based system-level design. In: Macii, E. (ed.) Design, Automation and Test in Europe, DATE 2013, Grenoble, France, March 18\u201322, 2013, pp. 988\u2013991. EDA Consortium, ACM, San Jose (2013). https:\/\/doi.org\/10.7873\/DATE.2013.206","DOI":"10.7873\/DATE.2013.206"},{"key":"17_CR8","doi-asserted-by":"crossref","unstructured":"Czajkowski, T.S., et al.: From OpenCL to high-performance hardware on FPGAs. In: 22nd International Conference on Field Programmable Logic and Applications (FPL), pp. 531\u2013534 (2012)","DOI":"10.1109\/FPL.2012.6339272"},{"key":"17_CR9","doi-asserted-by":"crossref","unstructured":"Dallou, T., Engelhardt, N., Elhossini, A., Juurlink, B.: Nexus#: a distributed hardware task manager for task-based programming models. In: 2015 IEEE International Parallel and Distributed Processing Symposium, pp. 1129\u20131138 (2015)","DOI":"10.1109\/IPDPS.2015.79"},{"key":"17_CR10","doi-asserted-by":"crossref","unstructured":"Filgueras, A., et al.: OmpSs@ Zynq all-programmable SoC ecosystem. In: Proceedings of the 2014 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, pp. 137\u2013146 (2014)","DOI":"10.1145\/2554688.2554777"},{"key":"17_CR11","doi-asserted-by":"publisher","unstructured":"Filgueras, A., et al.: OmpSs@ Zynq all-programmable SoC ecosystem. In: Betz, V., Constantinides, G.A. (eds.) The 2014 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA 2014, Monterey, CA, USA, February 26\u20138, 2014, pp. 137\u2013146. ACM (2014). https:\/\/doi.org\/10.1145\/2554688.2554777","DOI":"10.1145\/2554688.2554777"},{"key":"17_CR12","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3636-9","volume-title":"High-Level Synthesis: Introduction to Chip and System Design","author":"DD Gajski","year":"2012","unstructured":"Gajski, D.D., Dutt, N.D., Wu, A.C., Lin, S.Y.: High-Level Synthesis: Introduction to Chip and System Design. Springer, Heidelberg (2012). https:\/\/doi.org\/10.1007\/978-1-4615-3636-9"},{"issue":"2","key":"17_CR13","first-page":"71","volume":"4","author":"JL Gustafson","year":"2017","unstructured":"Gustafson, J.L., Yonemoto, I.T.: Beating floating point at its own game: Posit arithmetic. Supercomput. Front. Innov. 4(2), 71\u201386 (2017)","journal-title":"Supercomput. Front. Innov."},{"key":"17_CR14","doi-asserted-by":"publisher","unstructured":"Huthmann, J., Koch, A.: Optimized high-level synthesis of SMT multi-threaded hardware accelerators. In: 2015 International Conference on Field Programmable Technology, FPT 2015, Queenstown, New Zealand, December 7\u20139, 2015, pp. 176\u2013183. IEEE (2015). https:\/\/doi.org\/10.1109\/FPT.2015.7393145","DOI":"10.1109\/FPT.2015.7393145"},{"key":"17_CR15","doi-asserted-by":"publisher","unstructured":"Huthmann, J., Liebig, B., Oppermann, J., Koch, A.: Hardware\/software co-compilation with the Nymble system. In: 2013 8th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC), Darmstadt, Germany, July 10\u201312, 2013, pp. 1\u20138. IEEE (2013). https:\/\/doi.org\/10.1109\/ReCoSoC.2013.6581538","DOI":"10.1109\/ReCoSoC.2013.6581538"},{"key":"17_CR16","doi-asserted-by":"crossref","unstructured":"Huthmann, J., Shin, A., Podobas, A., Sano, K., Takizawa, H.: Scaling performance for N-Body stream computation with a ring of FPGAs. In: Proceedings of the 10th International Symposium on Highly-Efficient Accelerators and Reconfigurable Technologies, pp. 1\u20136 (2019)","DOI":"10.1145\/3337801.3337813"},{"key":"17_CR17","doi-asserted-by":"publisher","unstructured":"Knaust, M., Mayer, F., Steinke, T.: OpenMP to FPGA offloading prototype using OpenCL SDK. In: IEEE International Parallel and Distributed Processing Symposium Workshops, IPDPSW 2019, Rio de Janeiro, Brazil, May 20\u201324, 2019, pp. 387\u2013390. IEEE (2019). https:\/\/doi.org\/10.1109\/IPDPSW.2019.00072","DOI":"10.1109\/IPDPSW.2019.00072"},{"key":"17_CR18","doi-asserted-by":"publisher","unstructured":"Lattner, C., Adve, V.S.: LLVM: a compilation framework for lifelong program analysis & transformation. In: 2nd IEEE\/ACM International Symposium on Code Generation and Optimization (CGO 2004), San Jose, CA, USA, March 20\u201324, 2004, pp. 75\u201388. IEEE Computer Society (2004). https:\/\/doi.org\/10.1109\/CGO.2004.1281665","DOI":"10.1109\/CGO.2004.1281665"},{"key":"17_CR19","doi-asserted-by":"publisher","unstructured":"Leow, Y.Y., Ng, C.Y., Wong, W.: Generating hardware from OpenMP programs. In: Constantinides, G.A., Mak, W., Sirisuk, P., Wiangtong, T. (eds.) 2006 IEEE International Conference on Field Programmable Technology, FPT 2006, Bangkok, Thailand, December 13\u201315, 2006, pp. 73\u201380. IEEE (2006). https:\/\/doi.org\/10.1109\/FPT.2006.270297","DOI":"10.1109\/FPT.2006.270297"},{"key":"17_CR20","doi-asserted-by":"crossref","unstructured":"Lindstrom, P.: Universal coding of the reals using bisection. In: Proceedings of the Conference for Next Generation Arithmetic 2019, pp. 1\u201310 (2019)","DOI":"10.1145\/3316279.3316286"},{"key":"17_CR21","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"94","DOI":"10.1007\/978-3-030-28596-8_7","volume-title":"OpenMP: Conquering the Full Hardware Spectrum","author":"F Mayer","year":"2019","unstructured":"Mayer, F., Knaust, M., Philippsen, M.: OpenMP on FPGAs\u2014a survey. In: Fan, X., de Supinski, B.R., Sinnen, O., Giacaman, N. (eds.) IWOMP 2019. LNCS, vol. 11718, pp. 94\u2013108. Springer, Cham (2019). https:\/\/doi.org\/10.1007\/978-3-030-28596-8_7"},{"issue":"8","key":"17_CR22","first-page":"114","volume":"38","author":"GE Moore","year":"1965","unstructured":"Moore, G.E.: Cramming more components onto integrated circuits. Electron. Mag. 38(8), 114\u2013117 (1965)","journal-title":"Electron. Mag."},{"key":"17_CR23","unstructured":"Pillet, V., Labarta, J., Cortes, T., Girona, S.: Paraver: a tool to visualize and analyze parallel code. In: Proceedings of WoTUG-18: Transputer and Occam Developments, pp. 17\u201331 (1995)"},{"key":"17_CR24","doi-asserted-by":"publisher","unstructured":"Podobas, A.: Accelerating parallel computations with OpenMP-driven system on-chip generation for FPGAs. In: IEEE 8th International Symposium on Embedded Multicore\/Manycore SoCs, MCSoC 2014, Aizu-Wakamatsu, Japan, September 23\u201325, 2014, pp. 149\u2013156. IEEE Computer Society (2014). https:\/\/doi.org\/10.1109\/MCSoC.2014.30","DOI":"10.1109\/MCSoC.2014.30"},{"key":"17_CR25","doi-asserted-by":"publisher","unstructured":"Podobas, A., Brorsson, M.: Empowering OpenMP with automatically generated hardware. In: Najjar, W.A., Gerstlauer, A. (eds.) International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation, SAMOS 2016, Agios Konstantinos, Samos Island, Greece, July 17\u201321, 2016, pp. 245\u2013252. IEEE (2016). https:\/\/doi.org\/10.1109\/SAMOS.2016.7818354","DOI":"10.1109\/SAMOS.2016.7818354"},{"key":"17_CR26","doi-asserted-by":"crossref","unstructured":"Podobas, A., Matsuoka, S.: Designing and accelerating spiking neural networks using OpenCL for FPGAs. In: 2017 International Conference on Field Programmable Technology (ICFPT), pp. 255\u2013258 (2017)","DOI":"10.1109\/FPT.2017.8280154"},{"key":"17_CR27","doi-asserted-by":"crossref","unstructured":"Podobas, A., Matsuoka, S.: Hardware implementation of POSITs and their application in FPGAs. In: 2018 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), pp. 138\u2013145 (2018)","DOI":"10.1109\/IPDPSW.2018.00029"},{"key":"17_CR28","doi-asserted-by":"publisher","unstructured":"Sommer, L., Korinth, J., Koch, A.: OpenMP device offloading to FPGA accelerators. In: 28th IEEE International Conference on Application-Specific Systems, Architectures and Processors, ASAP 2017, Seattle, WA, USA, July 10\u201312, 2017, pp. 201\u2013205. IEEE Computer Society (2017). https:\/\/doi.org\/10.1109\/ASAP.2017.7995280","DOI":"10.1109\/ASAP.2017.7995280"},{"key":"17_CR29","doi-asserted-by":"publisher","unstructured":"Sommer, L., Oppermann, J., Hofmann, J., Koch, A.: Synthesis of interleaved multithreaded accelerators from OpenMP loops. In: International Conference on ReConFigurable Computing and FPGAs, ReConFig 2017, Cancun, Mexico, December 4\u20136, 2017, pp. 1\u20137. IEEE (2017). https:\/\/doi.org\/10.1109\/RECONFIG.2017.8279823","DOI":"10.1109\/RECONFIG.2017.8279823"},{"issue":"7589","key":"17_CR30","doi-asserted-by":"publisher","first-page":"144","DOI":"10.1038\/530144a","volume":"530","author":"MM Waldrop","year":"2016","unstructured":"Waldrop, M.M.: The chips are down for Moore\u2019s law. Nat. News 530(7589), 144 (2016)","journal-title":"Nat. News"},{"issue":"2","key":"17_CR31","first-page":"101","volume":"35","author":"RC Whaley","year":"2005","unstructured":"Whaley, R.C., Petitet, A.: Minimizing development and maintenance costs in supporting persistently optimized BLAS. Softw.: Pract. Exp. 35(2), 101\u2013121 (2005)","journal-title":"Softw.: Pract. Exp."},{"key":"17_CR32","volume-title":"Xilinx SDAccel: A Unified Development Environment for Tomorrow\u2019s Data Center","author":"L Wirbel","year":"2014","unstructured":"Wirbel, L.: Xilinx SDAccel: A Unified Development Environment for Tomorrow\u2019s Data Center. The Linley Group Inc., Mountain View (2014)"},{"key":"17_CR33","doi-asserted-by":"crossref","unstructured":"Yang, C., et al.: Molecular dynamics range-limited force evaluation optimized for FPGAs. In: 2019 IEEE 30th International Conference on Application-Specific Systems, Architectures and Processors (ASAP), pp. 263\u2013271 (2019)","DOI":"10.1109\/ASAP.2019.00016"},{"key":"17_CR34","doi-asserted-by":"crossref","unstructured":"Zohouri, H.R., Maruyama, N., Smith, A., Matsuda, M., Matsuoka, S.: Evaluating and optimizing OpenCL kernels for high performance computing with FPGAs. In: Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis, SC 2016, pp. 409\u2013420 (2016)","DOI":"10.1109\/SC.2016.34"},{"key":"17_CR35","doi-asserted-by":"crossref","unstructured":"Zohouri, H.R., Podobas, A., Matsuoka, S.: High-performance high-order stencil computation on FPGAs using OpenCL. In: 2018 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW), pp. 123\u2013130 (2018)","DOI":"10.1109\/IPDPSW.2018.00027"}],"container-title":["Lecture Notes in Computer Science","OpenMP: Portable Multi-Level Parallelism on Modern Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-58144-2_17","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,24]],"date-time":"2021-04-24T05:29:21Z","timestamp":1619242161000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-58144-2_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"ISBN":["9783030581435","9783030581442"],"references-count":35,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-58144-2_17","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2020]]},"assertion":[{"value":"1 September 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"IWOMP","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Workshop on OpenMP","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Austin, TX","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"USA","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2020","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22 September 2020","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"24 September 2020","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"16","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"iwomp2020","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/www.iwomp.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"25","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"21","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"84% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"5","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"The conference was held virtually due to the COVID-19 pandemic.","order":10,"name":"additional_info_on_review_process","label":"Additional Info on Review Process","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}