{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T20:40:05Z","timestamp":1742935205172,"version":"3.40.3"},"publisher-location":"Cham","reference-count":21,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030609382"},{"type":"electronic","value":"9783030609399"}],"license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-3-030-60939-9_14","type":"book-chapter","created":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T17:22:31Z","timestamp":1602696151000},"page":"200-212","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["From High-Level Synthesis to Bundled-Data Circuits"],"prefix":"10.1007","author":[{"given":"Yoan","family":"Decoudu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean","family":"Simatic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Katell","family":"Morin-Allory","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Laurent","family":"Fesquet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2020,10,7]]},"reference":[{"key":"14_CR1","unstructured":"Bardsley, A.: Balsa: an asynchronous circuit synthesis system. Master\u2019s thesis, University of Manchester (1998)"},{"issue":"1","key":"14_CR2","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1109\/JETCAS.2013.2243031","volume":"3","author":"KL Chang","year":"2013","unstructured":"Chang, K.L., Chang, J., Gwee, B.H., Chong, K.S.: Synchronous-logic and asynchronous-logic 8051 microcontroller cores for realizing the Internet of Things: a comparative study on dynamic voltage scaling and variation effects. IEEE J. Emerg. Sel. Top. Circuits Syst. 3(1), 23\u201334 (2013)","journal-title":"IEEE J. Emerg. Sel. Top. Circuits Syst."},{"issue":"2","key":"14_CR3","doi-asserted-by":"publisher","first-page":"99","DOI":"10.1016\/S0167-9260(86)80002-5","volume":"4","author":"TA Chu","year":"1986","unstructured":"Chu, T.A.: On the models for designing VLSI asynchronous digital systems. Integr. VLSI J. 4(2), 99\u2013113 (1986)","journal-title":"Integr. VLSI J."},{"issue":"4","key":"14_CR4","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1109\/MDT.2009.69","volume":"26","author":"P Coussy","year":"2009","unstructured":"Coussy, P., Gajski, D., Meredith, M., Takach, A.: An introduction to high-level synthesis. IEEE Des. Test Comput. 26(4), 8\u201317 (2009)","journal-title":"IEEE Des. Test Comput."},{"key":"14_CR5","doi-asserted-by":"crossref","unstructured":"Garcia, K., Oliveira, D.L., d\u2019Amore, R., Faria, L.A., Oliveira, J.L.V.: FPGA implementation of optimized XBM specifications by transformation for AFSMs. In: International Conference on ReConFigurable Computing and FPGAs (ReConFig), pp. 1\u20136 (2016)","DOI":"10.1109\/ReConFig.2016.7857171"},{"key":"14_CR6","doi-asserted-by":"crossref","unstructured":"Gimenez, G., Cherkaoui, A., Cogniard, G., Fesquet, L.: Static timing analysis of asynchronous bundled-data circuits. In: 24th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC), May 2018","DOI":"10.1109\/ASYNC.2018.00036"},{"key":"14_CR7","unstructured":"Graphics, M.: Catapult HLS. Available: http:\/\/www.mentor.com"},{"key":"14_CR8","doi-asserted-by":"crossref","unstructured":"Hansen, J., Singh, M.: A fast branch-and-bound approach to high-level synthesis of asynchronous systems. In: 16th IEEE Symposium on Asynchronous Circuits and Systems (ASYNC), pp. 107\u2013116 May 2010","DOI":"10.1109\/ASYNC.2010.14"},{"key":"14_CR9","doi-asserted-by":"publisher","first-page":"299","DOI":"10.1109\/JPROC.2009.2035449","volume":"98","author":"RD Jorgenson","year":"2010","unstructured":"Jorgenson, R.D., et al.: Ultralow-power operation in subthreshold regimes applying clockless logic. Proc. IEEE 98, 299\u2013314 (2010)","journal-title":"Proc. IEEE"},{"key":"14_CR10","doi-asserted-by":"crossref","unstructured":"Nielsen, S., Spars\u00f8 J., Jensen, J., Nielsen, J.: A behavioral synthesis frontend to the Haste\/TiDE design flow. In: 15th IEEE Symposium on Asynchronous Circuits and Systems (ASYNC), pp. 185\u2013194 (2009)","DOI":"10.1109\/ASYNC.2009.10"},{"key":"14_CR11","unstructured":"Nowick, S.M., Dill, D.L.: Synthesis of asynchronous state machines using a local clock. In: IEEE International Conference on Computer Design: VLSI in Computers and Processors, pp. 192\u2013197 (1991)"},{"key":"14_CR12","doi-asserted-by":"crossref","unstructured":"Simatic, J., Bastos, R.P., Fesquet, L.: High-level synthesis for event-based systems. In: 2nd International Conference on Event-based Control, Communication, and Signal Processing (EBCCSP), pp. 1\u20137 June 2016","DOI":"10.1109\/EBCCSP.2016.7605252"},{"key":"14_CR13","doi-asserted-by":"crossref","unstructured":"Simatic, J., Cherkaoui, A., Bastos, R.P., Fesquet, L.: New asynchronous protocols for enhancing area and throughput in bundled-data pipelines. In: 29th Symposium on Integrated Circuits and Systems Design (SBCCI), pp. 1\u20136 Aug 2016","DOI":"10.1109\/SBCCI.2016.7724066"},{"key":"14_CR14","doi-asserted-by":"crossref","unstructured":"Simatic, J., Cherkaoui, A., Bertrand, F., Bastos, R.P., Fesquet, L.: A practical framework for specification, verification, and design of self-timed pipelines. In: 2017 23rd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC), pp. 65\u201372 May 2017","DOI":"10.1109\/ASYNC.2017.16"},{"key":"14_CR15","unstructured":"Sotiriou, C.R.: Direct-mapped asynchronous finite-state machines in CMOS technology. In: 14th Annual IEEE International ASIC\/SOC Conference, pp. 105\u2013109 (2001)"},{"key":"14_CR16","doi-asserted-by":"crossref","unstructured":"Spars\u00f8 J.: Current trends in high-level synthesis of asynchronous circuits. In: 16th IEEE International Conference on Electronics, Circuits, and Systems (ICECS), pp. 347\u2013350 (2009)","DOI":"10.1109\/ICECS.2009.5411011"},{"key":"14_CR17","volume-title":"Principles of Asynchronous Circuit Design: a Systems Perspective","author":"J Spars\u00f8","year":"2010","unstructured":"Spars\u00f8, J., Furber, S.: Principles of Asynchronous Circuit Design: a Systems Perspective, 1st edn. Springer Publishing Company, Boston (2010)","edition":"1"},{"issue":"6","key":"14_CR18","doi-asserted-by":"publisher","first-page":"720","DOI":"10.1145\/63526.63532","volume":"32","author":"IE Sutherland","year":"1989","unstructured":"Sutherland, I.E.: Micropipelines. Commun. ACM 32(6), 720\u2013738 (1989)","journal-title":"Commun. ACM"},{"key":"14_CR19","unstructured":"Venkataramani, G., Budiu, M., Chelcea, T., Goldstein, S.C.: C to asynchronous dataflow circuits: an end-to-end toolflow. In: 13th IEEE International Workshop on Logic Synthesis (IWLS). Temecula, CA, June 2004"},{"key":"14_CR20","doi-asserted-by":"crossref","unstructured":"Wong, C., Martin, A.: High-level synthesis of asynchronous systems by data-driven decomposition. In: Design Automation Conference (DAC), pp. 508\u2013513 June 2003","DOI":"10.1145\/775832.775962"},{"issue":"2","key":"14_CR21","first-page":"101","volume":"18","author":"K Yun","year":"1999","unstructured":"Yun, K., Dill, D.: Automatic synthesis of extended burst-mode circuits.i. (specification and hazard-free implementations). computer-aided design of integrated circuits and systems. IEEE Trans. 18(2), 101\u2013117 (1999)","journal-title":"IEEE Trans."}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-60939-9_14","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,24]],"date-time":"2021-04-24T08:59:43Z","timestamp":1619254783000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-60939-9_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"ISBN":["9783030609382","9783030609399"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-60939-9_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2020]]},"assertion":[{"value":"7 October 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"SAMOS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Embedded Computer Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Samos","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Greece","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2020","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"5 July 2020","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"9 July 2020","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"20","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"samos2020","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/samos-conference.com","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Softconf","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"35","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"25","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"71% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"The conference was held virtually due to the COVID-19 pandemic.","order":10,"name":"additional_info_on_review_process","label":"Additional Info on Review Process","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}