{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:28:42Z","timestamp":1763724522543,"version":"3.40.3"},"publisher-location":"Cham","reference-count":35,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030609382"},{"type":"electronic","value":"9783030609399"}],"license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-3-030-60939-9_17","type":"book-chapter","created":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T17:22:31Z","timestamp":1602696151000},"page":"245-261","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["CHASM: Security Evaluation of Cache Mapping Schemes"],"prefix":"10.1007","author":[{"given":"Fernando","family":"Mosquera","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nagendra","family":"Gulur","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krishna","family":"Kavi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gayatri","family":"Mehta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hua","family":"Sun","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2020,10,7]]},"reference":[{"key":"17_CR1","unstructured":"Huge Pages - The Linux Kernel Archives. https:\/\/www.kernel.org\/doc\/Documentation\/vm\/hugetlbpage.txt"},{"key":"17_CR2","unstructured":"Pagemap, From the Userspace Perspective. https:\/\/www.kernel.org\/doc\/Documentation\/vm\/pagemap.txt"},{"key":"17_CR3","unstructured":"Transparent Hugepage Support. https:\/\/www.kernel.org\/doc\/Documentation\/vm\/transhuge.txt"},{"key":"17_CR4","doi-asserted-by":"crossref","unstructured":"Ambrose, J.A., Ragel, R.G., Jayasinghe, D., Li, T., Parameswaran, S.: Side channel attacks in embedded systems: a tale of hostilities and deterrence. In: Sixteenth International Symposium on Quality Electronic Design, pp. 452\u2013459, March 2015","DOI":"10.1109\/ISQED.2015.7085468"},{"key":"17_CR5","unstructured":"Bernstein, D.J.: Cache-timing attacks on AES. Technical report (2005)"},{"key":"17_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"201","DOI":"10.1007\/11894063_16","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2006","author":"J Bonneau","year":"2006","unstructured":"Bonneau, J., Mironov, I.: Cache-collision timing attacks against AES. In: Goubin, L., Matsui, M. (eds.) CHES 2006. LNCS, vol. 4249, pp. 201\u2013215. Springer, Heidelberg (2006). https:\/\/doi.org\/10.1007\/11894063_16"},{"issue":"2","key":"17_CR7","doi-asserted-by":"publisher","first-page":"52","DOI":"10.1109\/MM.2017.38","volume":"37","author":"J Doweck","year":"2017","unstructured":"Doweck, J., et al.: Inside 6th-generation intel core: new microarchitecture code-named Skylake. IEEE Micro 37(2), 52\u201362 (2017)","journal-title":"IEEE Micro"},{"key":"17_CR8","unstructured":"Doychev, G., Feld, D., K\u00f6pf, B., Mauborgne, L., Reineke, J.: CacheAudit: a tool for the static analysis of cache side channels. In: Proceedings of the 22nd USENIX Conference on Security, Series SEC 2013, pp. 431\u2013446. USENIX Association, Berkeley (2013). http:\/\/dl.acm.org\/citation.cfm?id=2534766.2534804"},{"key":"17_CR9","doi-asserted-by":"publisher","unstructured":"Givargis, T.: Improved indexing for cache miss reduction in embedded systems. In: Proceedings of the 40th Annual Design Automation Conference, Series, DAC 2003 (2003). https:\/\/doi.org\/10.1145\/775832.776052","DOI":"10.1145\/775832.776052"},{"key":"17_CR10","doi-asserted-by":"publisher","unstructured":"Hazelwood, K.M., Klauser, A.: A dynamic binary instrumentation engine for the ARM architecture. In: Hong, S., Wolf, W.H., Flautner, K., Kim, T. (eds.) Proceedings of the 2006 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, CASES 2006, Seoul, Korea, 22\u201325 October 2006 (2006). https:\/\/doi.org\/10.1145\/1176760.1176793","DOI":"10.1145\/1176760.1176793"},{"key":"17_CR11","doi-asserted-by":"publisher","unstructured":"He, Z., Lee, R.B.: How secure is your cache against side-channel attacks? In: Proceedings of the 50th Annual IEEE\/ACM International Symposium on Microarchitecture, Series MICRO-50 2017, pp. 341\u2013353. ACM, New York (2017). https:\/\/doi.org\/10.1145\/3123939.3124546","DOI":"10.1145\/3123939.3124546"},{"issue":"4","key":"17_CR12","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1186736.1186737","volume":"34","author":"JL Henning","year":"2006","unstructured":"Henning, J.L.: SPEC CPU2006 benchmark descriptions. SIGARCH Comput. Archit. News 34(4), 1\u201317 (2006). https:\/\/doi.org\/10.1145\/1186736.1186737","journal-title":"SIGARCH Comput. Archit. News"},{"key":"17_CR13","unstructured":"Intel: Introduction to Cache Allocation Technology in the Intel\u00ae Xeon\u00ae processor E5 v4 family (2016). https:\/\/software.intel.com\/en-us\/articles\/introduction-to-cache-allocation-technology"},{"key":"17_CR14","unstructured":"Issa, I., Wagner, A.B., Kamath, S.: An operational approach to information leakage. CoRR, vol. abs\/1807.07878 (2018). http:\/\/arxiv.org\/abs\/1807.07878"},{"issue":"2","key":"17_CR15","doi-asserted-by":"publisher","first-page":"243","DOI":"10.1016\/j.compeleceng.2011.12.008","volume":"38","author":"K Kavi","year":"2012","unstructured":"Kavi, K., Nwachukwu, I., Fawibe, A.: A comparative analysis of performance improvement schemes for cache memories. Comput. Electr. Eng. 38(2), 243\u2013257 (2012). https:\/\/doi.org\/10.1016\/j.compeleceng.2011.12.008","journal-title":"Comput. Electr. Eng."},{"key":"17_CR16","doi-asserted-by":"publisher","unstructured":"Kharbutli, M., Irwin, K., Solihin, Y., Lee, J.: Using prime numbers for cache indexing to eliminate conflict misses. In: Proceedings of the 10th International Symposium on High Performance Computer Architecture, Series HPCA 2004, p. 288. IEEE Computer Society, Washington, DC (2004). https:\/\/doi.org\/10.1109\/HPCA.2004.10015","DOI":"10.1109\/HPCA.2004.10015"},{"key":"17_CR17","doi-asserted-by":"publisher","unstructured":"Kiriansky, V., Lebedev, I., Amarasinghe, S., Devadas, S., Emer, J.: DAWG: a defense against cache timing attacks in speculative execution processors. In: Proceedings of the 51st Annual IEEE\/ACM International Symposium on Microarchitecture, Series MICRO-51, pp. 974\u2013987. IEEE Press, Piscataway (2018). https:\/\/doi.org\/10.1109\/MICRO.2018.00083","DOI":"10.1109\/MICRO.2018.00083"},{"key":"17_CR18","doi-asserted-by":"publisher","unstructured":"Liu, F., Yarom, Y., Ge, Q., Heiser, G., Lee, R.B.: Last-level cache side-channel attacks are practical. In: Proceedings of the 2015 IEEE Symposium on Security and Privacy, Series SP 2015, pp. 605\u2013622. IEEE Computer Society, Washington, DC (2015). https:\/\/doi.org\/10.1109\/SP.2015.43","DOI":"10.1109\/SP.2015.43"},{"key":"17_CR19","doi-asserted-by":"publisher","unstructured":"Luk, C.-K., et al.: Pin: building customized program analysis tools with dynamic instrumentation. In: Proceedings of the 2005 ACM SIGPLAN Conference on Programming Language Design and Implementation, Series PLDI 2005, pp. 190\u2013200. ACM, New York (2005). https:\/\/doi.org\/10.1145\/1065010.1065034","DOI":"10.1145\/1065010.1065034"},{"key":"17_CR20","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"48","DOI":"10.1007\/978-3-319-26362-5_3","volume-title":"Research in Attacks, Intrusions, and Defenses","author":"C Maurice","year":"2015","unstructured":"Maurice, C., Le Scouarnec, N., Neumann, C., Heen, O., Francillon, A.: Reverse engineering Intel last-level cache complex addressing using performance counters. In: Bos, H., Monrose, F., Blanc, G. (eds.) RAID 2015. LNCS, vol. 9404, pp. 48\u201365. Springer, Cham (2015). https:\/\/doi.org\/10.1007\/978-3-319-26362-5_3"},{"key":"17_CR21","doi-asserted-by":"crossref","unstructured":"Mushtaq, M., Akram, A., Bhatti, M.K., Rais, R.N.B., Lapotre, V., Gogniat, G.: Run-time detection of prime + probe side-channel attack on AES encryption algorithm. In: 2018 Global Information Infrastructure and Networking Symposium (GIIS), pp. 1\u20135, October 2018","DOI":"10.1109\/GIIS.2018.8635767"},{"key":"17_CR22","doi-asserted-by":"crossref","unstructured":"Nwachukwu, I., Kavi, K., Ademola, F., Yan, C.: Evaluation of techniques to improve cache access uniformities. In: 2011 International Conference on Parallel Processing, pp. 31\u201340, September 2011","DOI":"10.1109\/ICPP.2011.12"},{"key":"17_CR23","unstructured":"Pax: Address space layout randomization ASLR (2003). http:\/\/pax.grsecuritynet\/docs\/aslr.txt"},{"key":"17_CR24","doi-asserted-by":"publisher","unstructured":"Qureshi, M.K.: CEASER: mitigating conflict-based cache attacks via encrypted-address and remapping. In: Proceedings of the 51st Annual IEEE\/ACM International Symposium on Microarchitecture, Series MICRO-51, pp. 775\u2013787. IEEE Press, Piscataway (2018). https:\/\/doi.org\/10.1109\/MICRO.2018.00068","DOI":"10.1109\/MICRO.2018.00068"},{"key":"17_CR25","unstructured":"Shelor, C., Kavi, K.: Moola: multicore cache simulator. In: 30th International Conference on Computers and Their Applications, CATA-2015 (2015)"},{"key":"17_CR26","doi-asserted-by":"crossref","unstructured":"Trilla, D., Hernandez, C., Abella, J., Cazorla, F.: Cache side-channel attacks and time-predictability in high-performance critical real-time systems, pp. 1\u20136, June 2018","DOI":"10.1145\/3195970.3196003"},{"issue":"1","key":"17_CR27","doi-asserted-by":"publisher","first-page":"37","DOI":"10.1007\/s00145-009-9049-y","volume":"23","author":"E Tromer","year":"2010","unstructured":"Tromer, E., Osvik, D.A., Shamir, A.: Efficient cache attacks on AES, and countermeasures. J. Cryptol. 23(1), 37\u201371 (2010). https:\/\/doi.org\/10.1007\/s00145-009-9049-y","journal-title":"J. Cryptol."},{"key":"17_CR28","unstructured":"Umbelino, P.: ASLR cache attack defeats address space layout randomization (2017). https:\/\/hackaday.com\/2017\/02\/15\/aslrcache-attack-defeats-address-space-layout-randomization\/"},{"key":"17_CR29","unstructured":"Wagner, I., Eckhoff, D.: Technical privacy metrics: a systematic survey. CoRR, vol. abs\/1512.00327 (2015). http:\/\/arxiv.org\/abs\/1512.00327"},{"key":"17_CR30","unstructured":"Werner, M., Unterluggauer, T., Giner, L., Schwarz, M., Gruss, D., Mangard, S.: ScatterCache: thwarting cache attacks via cache set randomization. In: Heninger, N., Traynor, P. (eds.) 28th USENIX Security Symposium, USENIX Security 2019, Santa Clara, CA, USA, 14\u201316 August 2019 (2019). https:\/\/www.usenix.org\/conference\/usenixsecurity19\/presentation\/werner"},{"key":"17_CR31","unstructured":"Yarom, Y., Falkner, K.: Flush+reload: a high resolution, low noise, L3 cache side-channel attack. In: Proceedings of the 23rd USENIX Conference on Security Symposium, Series SEC 2014 (2014). http:\/\/dl.acm.org\/citation.cfm?id=2671225.2671271"},{"key":"17_CR32","unstructured":"Yarom, Y., Ge, Q., Liu, F., Lee, R.B., Heiser, G.: Mapping the intel last-level cache. Cryptology ePrint Archive, Report 2015\/905 (2015). https:\/\/eprint.iacr.org\/2015\/905"},{"key":"17_CR33","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"228","DOI":"10.1007\/978-3-319-54669-8_14","volume-title":"Smart Card Research and Advanced Applications","author":"A Zankl","year":"2017","unstructured":"Zankl, A., Heyszl, J., Sigl, G.: Automated detection of instruction cache leaks in modular exponentiation software. In: Lemke-Rust, K., Tunstall, M. (eds.) CARDIS 2016. LNCS, vol. 10146, pp. 228\u2013244. Springer, Cham (2017). https:\/\/doi.org\/10.1007\/978-3-319-54669-8_14"},{"key":"17_CR34","unstructured":"Zhang, N., Sun, K., Shands, D., Lou, W., Hou, Y.T.: TruSpy: cache side-channel information leakage from the secure world on arm devices. Cryptology ePrint Archive, Report 2016\/980 (2016). https:\/\/eprint.iacr.org\/2016\/980"},{"key":"17_CR35","doi-asserted-by":"publisher","unstructured":"Zhang, Y.: Cache side channels: state of the art and research opportunities. In: Proceedings of the 2017 ACM SIGSAC Conference on Computer and Communications Security, Series CCS 2017, pp. 2617\u20132619. ACM, New York (2017). https:\/\/doi.org\/10.1145\/3133956.3136064","DOI":"10.1145\/3133956.3136064"}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-60939-9_17","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,24]],"date-time":"2021-04-24T22:13:55Z","timestamp":1619302435000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-60939-9_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"ISBN":["9783030609382","9783030609399"],"references-count":35,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-60939-9_17","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2020]]},"assertion":[{"value":"7 October 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"SAMOS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Embedded Computer Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Samos","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Greece","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2020","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"5 July 2020","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"9 July 2020","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"20","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"samos2020","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/samos-conference.com","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Softconf","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"35","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"25","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"71% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"The conference was held virtually due to the COVID-19 pandemic.","order":10,"name":"additional_info_on_review_process","label":"Additional Info on Review Process","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}