{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T04:56:22Z","timestamp":1743137782206,"version":"3.40.3"},"publisher-location":"Cham","reference-count":34,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030609382"},{"type":"electronic","value":"9783030609399"}],"license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-3-030-60939-9_5","type":"book-chapter","created":{"date-parts":[[2020,10,14]],"date-time":"2020-10-14T17:22:31Z","timestamp":1602696151000},"page":"67-83","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["CoPTA: Contiguous Pattern Speculating TLB Architecture"],"prefix":"10.1007","author":[{"given":"Yichen","family":"Yang","sequence":"first","affiliation":[]},{"given":"Haojie","family":"Ye","sequence":"additional","affiliation":[]},{"given":"Yuhan","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Xueyang","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Nishil","family":"Talati","sequence":"additional","affiliation":[]},{"given":"Xin","family":"He","sequence":"additional","affiliation":[]},{"given":"Trevor","family":"Mudge","sequence":"additional","affiliation":[]},{"given":"Ronald","family":"Dreslinski","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,10,7]]},"reference":[{"key":"5_CR1","unstructured":"Dynamic instrumentation tool platform. https:\/\/dynamorio.org\/"},{"key":"5_CR2","unstructured":"Linux kernel documentation. https:\/\/www.kernel.org\/doc\/"},{"key":"5_CR3","unstructured":"Advanced micro devices. AMD x86\u201364 architecture programmer\u2019s manual (2002)"},{"key":"5_CR4","doi-asserted-by":"crossref","unstructured":"Bailey, D.H., et al.: The NAS parallel benchmarks summary and preliminary results. In: Supercomputing 1991: Proceedings of the 1991 ACM\/IEEE Conference on Supercomputing, pp. 158\u2013165. IEEE (1991)","DOI":"10.1145\/125826.125925"},{"key":"5_CR5","doi-asserted-by":"crossref","unstructured":"Barr, T.W., Cox, A.L., Rixner, S.: Translation caching: skip, don\u2019t walk (the page table). In: ACM SIGARCH Computer Architecture News, vol. 38, pp. 48\u201359. ACM (2010)","DOI":"10.1145\/1816038.1815970"},{"key":"5_CR6","doi-asserted-by":"crossref","unstructured":"Barr, T.W., Cox, A.L., Rixner, S.: SpecTLB: a mechanism for speculative address translation. In: ACM SIGARCH Computer Architecture News, vol. 39, pp. 307\u2013318. ACM (2011)","DOI":"10.1145\/2024723.2000101"},{"key":"5_CR7","doi-asserted-by":"publisher","unstructured":"Basu, A., Gandhi, J., Chang, J., Hill, M.D., Swift, M.M.: Efficient virtual memory for big memory servers. In: Proceedings of the 40th Annual International Symposium on Computer Architecture, ISCA 2013, pp. 237\u2013248. ACM, New York (2013). https:\/\/doi.org\/10.1145\/2485922.2485943. http:\/\/doi.acm.org\/10.1145\/2485922.2485943","DOI":"10.1145\/2485922.2485943"},{"key":"5_CR8","doi-asserted-by":"publisher","unstructured":"Bhattacharjee, A., Lustig, D., Martonosi, M.: Shared last-level TLBS for chip multiprocessors. In: 2011 IEEE 17th International Symposium on High Performance Computer Architecture, pp. 62\u201363, February 2011. https:\/\/doi.org\/10.1109\/HPCA.2011.5749717","DOI":"10.1109\/HPCA.2011.5749717"},{"key":"5_CR9","doi-asserted-by":"crossref","unstructured":"Bhattacharjee, A., Lustig, D.: Architectural and Operating System Support for Virtual Memory. Synthesis Lectures on Computer Architecture 12(5), pp. 1\u2013175 (2017)","DOI":"10.2200\/S00795ED1V01Y201708CAC042"},{"key":"5_CR10","doi-asserted-by":"crossref","unstructured":"Bhattacharjee, A., Martonosi, M.: Characterizing the TLB behavior of emerging parallel workloads on chip multiprocessors. In: 2009 18th International Conference on Parallel Architectures and Compilation Techniques, pp. 29\u201340. IEEE (2009)","DOI":"10.1109\/PACT.2009.26"},{"key":"5_CR11","doi-asserted-by":"publisher","unstructured":"Bhattacharjee, A., Martonosi, M.: Inter-core cooperative TLB for chip multiprocessors. SIGARCH Comput. Archit. News 38(1), 359\u2013370 (2010). https:\/\/doi.org\/10.1145\/1735970.1736060","DOI":"10.1145\/1735970.1736060"},{"key":"5_CR12","doi-asserted-by":"publisher","unstructured":"Binkert, N., et al.: The gem5 simulator. SIGARCH Comput. Archit. News 39(2), 1\u20137 (2011). https:\/\/doi.org\/10.1145\/2024716.2024718. http:\/\/doi.acm.org\/10.1145\/2024716.2024718","DOI":"10.1145\/2024716.2024718"},{"key":"5_CR13","doi-asserted-by":"crossref","unstructured":"Blanas, S., Li, Y., Patel, J.M.: Design and evaluation of main memory hash join algorithms for multi-core CPUs. In: Proceedings of the 2011 ACM SIGMOD International Conference on Management of Data, pp. 37\u201348 (2011)","DOI":"10.1145\/1989323.1989328"},{"key":"5_CR14","unstructured":"Bruening, D.L.: Efficient, transparent, and comprehensive runtime code manipulation. Ph.D. thesis, Cambridge, MA, USA (2004). aAI0807735"},{"key":"5_CR15","doi-asserted-by":"publisher","unstructured":"Chen, J.B., Borg, A., Jouppi, N.P.: A simulation based study of TLB performance. In: Proceedings of the 19th Annual International Symposium on Computer Architecture, ISCA 1992, pp. 114\u2013123. Association for Computing Machinery, New York (1992). https:\/\/doi.org\/10.1145\/139669.139708","DOI":"10.1145\/139669.139708"},{"issue":"2","key":"5_CR16","doi-asserted-by":"publisher","first-page":"435","DOI":"10.1145\/3093315.3037704","volume":"51","author":"G Cox","year":"2017","unstructured":"Cox, G., Bhattacharjee, A.: Efficient address translation for architectures with multiple page sizes. ACM SIGOPS Oper. Syst. Rev. 51(2), 435\u2013448 (2017)","journal-title":"ACM SIGOPS Oper. Syst. Rev."},{"key":"5_CR17","doi-asserted-by":"publisher","unstructured":"Gandhi, J., Basu, A., Hill, M.D., Swift, M.M.: Efficient memory virtualization: reducing dimensionality of nested page walks. In: 2014 47th Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 178\u2013189, December 2014. https:\/\/doi.org\/10.1109\/MICRO.2014.37","DOI":"10.1109\/MICRO.2014.37"},{"issue":"4","key":"5_CR18","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1186736.1186737","volume":"34","author":"JL Henning","year":"2006","unstructured":"Henning, J.L.: SPEC CPU2006 benchmark descriptions. ACM SIGARCH Comput. Archit. News 34(4), 1\u201317 (2006)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"5_CR19","doi-asserted-by":"crossref","unstructured":"Kocher, P., et al.: Spectre attacks: exploiting speculative execution. In: 2019 IEEE Symposium on Security and Privacy (SP), pp. 1\u201319 (2018)","DOI":"10.1109\/SP.2019.00002"},{"key":"5_CR20","unstructured":"Leskovec, J., Krevl, A.: SNAP Datasets: Stanford large network dataset collection, June 2014. http:\/\/snap.stanford.edu\/data"},{"key":"5_CR21","unstructured":"Lipp, M., et al.: Meltdown: reading kernel memory from user space. In: 27th USENIX Security Symposium (USENIX Security 2018), pp. 973\u2013990. USENIX Association, Baltimore, August 2018. https:\/\/www.usenix.org\/conference\/usenixsecurity18\/presentation\/lipp"},{"key":"5_CR22","doi-asserted-by":"crossref","unstructured":"Luszczek, P.R., et al.: The HPC challenge (HPCC) benchmark suite. In: Proceedings of the 2006 ACM\/IEEE Conference on Supercomputing, vol. 213, pp. 1188455\u20131188677. Citeseer (2006)","DOI":"10.1145\/1188455.1188677"},{"key":"5_CR23","doi-asserted-by":"crossref","unstructured":"Margaritov, A., Ustiugov, D., Bugnion, E., Grot, B.: Prefetched address translation. In: Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 1023\u20131036. ACM (2019)","DOI":"10.1145\/3352460.3358294"},{"key":"5_CR24","doi-asserted-by":"publisher","unstructured":"McCurdy, C., Cox, A., Vetter, J.: Investigating the TLB behavior of high-end scientific applications on commodity microprocessors, pp. 95\u2013104, May 2008. https:\/\/doi.org\/10.1109\/ISPASS.2008.4510742","DOI":"10.1109\/ISPASS.2008.4510742"},{"issue":"10","key":"5_CR25","doi-asserted-by":"publisher","first-page":"e4061","DOI":"10.1002\/cpe.4061","volume":"29","author":"S Mittal","year":"2017","unstructured":"Mittal, S.: A survey of techniques for architecting TLBs. Concurr. Comput. Pract. Experience 29(10), e4061 (2017)","journal-title":"Concurr. Comput. Pract. Experience"},{"key":"5_CR26","doi-asserted-by":"publisher","unstructured":"Nai, L., Xia, Y., Tanase, I.G., Kim, H., Lin, C.: GraphBIG: understanding graph computing in the context of industrial solutions. In: SC 2015: Proceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis, pp. 1\u201312, November 2015. https:\/\/doi.org\/10.1145\/2807591.2807626","DOI":"10.1145\/2807591.2807626"},{"key":"5_CR27","doi-asserted-by":"publisher","unstructured":"Navarro, J., Iyer, S., Druschel, P., Cox, A.: Practical, transparent operating system support for superpages. SIGOPS Oper. Syst. Rev. 36(SI), 89\u2013104 (2003). https:\/\/doi.org\/10.1145\/844128.844138","DOI":"10.1145\/844128.844138"},{"key":"5_CR28","doi-asserted-by":"crossref","unstructured":"Park, C.H., Heo, T., Jeong, J., Huh, J.: Hybrid TLB coalescing: improving TLB translation coverage under diverse fragmented memory allocations. In: Proceedings of the 44th Annual International Symposium on Computer Architecture, pp. 444\u2013456 (2017)","DOI":"10.1145\/3079856.3080217"},{"key":"5_CR29","doi-asserted-by":"crossref","unstructured":"Pham, B., Vaidyanathan, V., Jaleel, A., Bhattacharjee, A.: CoLT: coalesced large-reach TLBs. In: Proceedings of the 2012 45th Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 258\u2013269. IEEE Computer Society (2012)","DOI":"10.1109\/MICRO.2012.32"},{"key":"5_CR30","doi-asserted-by":"crossref","unstructured":"Pham, B., Vesel\u1ef3, J., Loh, G.H., Bhattacharjee, A.: Large pages and lightweight memory management in virtualized environments: can you have it both ways? In: Proceedings of the 48th International Symposium on Microarchitecture, pp. 1\u201312 (2015)","DOI":"10.1145\/2830772.2830773"},{"issue":"2","key":"5_CR31","doi-asserted-by":"publisher","first-page":"469","DOI":"10.1145\/3140659.3080210","volume":"45","author":"JH Ryoo","year":"2017","unstructured":"Ryoo, J.H., Gulur, N., Song, S., John, L.K.: Rethinking TLB designs in virtualized environments: a very large part-of-memory TLB. ACM SIGARCH Comput. Archit. News 45(2), 469\u2013480 (2017)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"5_CR32","doi-asserted-by":"crossref","unstructured":"Saulsbury, A., Dahlgren, F., Stenstr\u00f6m, P.: Recency-based TLB preloading. In: Proceedings of the 27th Annual International Symposium on Computer Architecture, pp. 117\u2013127 (2000)","DOI":"10.1145\/342001.339666"},{"key":"5_CR33","doi-asserted-by":"publisher","unstructured":"Talluri, M., Hill, M.D.: Surpassing the TLB performance of superpages with less operating system support. SIGOPS Oper. Syst. Rev. 28(5), 171\u2013182 (1994). https:\/\/doi.org\/10.1145\/381792.195531","DOI":"10.1145\/381792.195531"},{"key":"5_CR34","doi-asserted-by":"publisher","unstructured":"Fang, Z., Zhang, L., Carter, J.B., Hsieh, W.C., McKee, S.A.: Reevaluating online superpage promotion with hardware support. In: Proceedings HPCA Seventh International Symposium on High-Performance Computer Architecture, pp. 63\u201372, January 2001. https:\/\/doi.org\/10.1109\/HPCA.2001.903252","DOI":"10.1109\/HPCA.2001.903252"}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-60939-9_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,24]],"date-time":"2021-04-24T22:13:26Z","timestamp":1619302406000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-60939-9_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"ISBN":["9783030609382","9783030609399"],"references-count":34,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-60939-9_5","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2020]]},"assertion":[{"value":"7 October 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"SAMOS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Embedded Computer Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Samos","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Greece","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2020","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"5 July 2020","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"9 July 2020","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"20","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"samos2020","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/samos-conference.com","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Softconf","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"35","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"25","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"71% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"The conference was held virtually due to the COVID-19 pandemic.","order":10,"name":"additional_info_on_review_process","label":"Additional Info on Review Process","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}