{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T21:34:20Z","timestamp":1742938460107,"version":"3.40.3"},"publisher-location":"Cham","reference-count":26,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030611040"},{"type":"electronic","value":"9783030611057"}],"license":[{"start":{"date-parts":[[2020,10,9]],"date-time":"2020-10-09T00:00:00Z","timestamp":1602201600000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,10,9]],"date-time":"2020-10-09T00:00:00Z","timestamp":1602201600000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021]]},"DOI":"10.1007\/978-3-030-61105-7_27","type":"book-chapter","created":{"date-parts":[[2020,10,8]],"date-time":"2020-10-08T09:03:40Z","timestamp":1602147820000},"page":"271-281","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["A Survey on the Software and Hardware-Based Influences on the Worst-Case Execution Time"],"prefix":"10.1007","author":[{"given":"Thomas","family":"Huybrechts","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Siegfried","family":"Mercelis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peter","family":"Hellinckx","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2020,10,9]]},"reference":[{"key":"27_CR1","unstructured":"Ahn, Y.: Real-time task scheduling under thermal constraints. Ph.D. thesis, Texas A&M University (2010)"},{"key":"27_CR2","doi-asserted-by":"publisher","unstructured":"Bajaj, P., Padole, D.: Arbitration schemes for multiprocessor shared bus. In: Chiaberge, M. (ed.) New Trends and Developments in Automotive System Engineering. IntechOpen, Rijeka (2011). \nhttps:\/\/doi.org\/10.5772\/16197","DOI":"10.5772\/16197"},{"issue":"3","key":"27_CR3","doi-asserted-by":"publisher","first-page":"1","DOI":"10.2200\/S00365ED1V01Y201105CAC017","volume":"6","author":"R Balasubramonian","year":"2011","unstructured":"Balasubramonian, R., Jouppi, N.P., Muralimanohar, N.: Multi-core cache hierarchies. Synth. Lect. Comput. Archit. 6(3), 1\u2013153 (2011)","journal-title":"Synth. Lect. Comput. Archit."},{"key":"27_CR4","doi-asserted-by":"crossref","unstructured":"Banakar, R., Steinke, S., Lee, B.S., Balakrishnan, M., Marwedel, P.: Scratchpad memory: a design alternative for cache on-chip memory in embedded systems. In: Proceedings of the Tenth International Symposium on Hardware\/Software Codesign, CODES 2002 (IEEE Cat. No. 02TH8627), pp. 73\u201378. IEEE (2002)","DOI":"10.1145\/774789.774805"},{"key":"27_CR5","unstructured":"Betts, A., et al.: WCET coverage for pipelines. Technical report, RealTime Systems Research Group-University of York and Institute of Computer Engineering-Vienna University of Technology (2006)"},{"key":"27_CR6","doi-asserted-by":"crossref","unstructured":"Bhandarkar, D., Clark, D.W.: Performance from architecture: comparing a RISC and a CISC with similar hardware organization. In: Proceedings of the Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS IV, pp. 310\u2013319. Association for Computing Machinery, New York (1991)","DOI":"10.1145\/106972.107003"},{"key":"27_CR7","unstructured":"Carbone, J.A.: Reduce preemption overhead in real-time embedded systems. Electronic (2016). \nhttps:\/\/www.microcontrollertips.com\/1581-2\/"},{"key":"27_CR8","doi-asserted-by":"crossref","unstructured":"Chisholm, M., Ward, B.C., Kim, N., Anderson, J.H.: Cache sharing and isolation tradeoffs in multicore mixed-criticality systems. In: 2015 IEEE Real-Time Systems Symposium, pp. 305\u2013316. IEEE (2015)","DOI":"10.1109\/RTSS.2015.36"},{"key":"27_CR9","unstructured":"De Bock, Y.: Hard real-time scheduling on virtualized embedded multi-core systems. Ph.D. thesis, Universiteit Antwerpen (2018)"},{"key":"27_CR10","unstructured":"Deverge, J.F., Puaut, I.: Safe measurement-based WCET estimation. In: 5th International Workshop on Worst-Case Execution Time Analysis (WCET 2005). Schloss Dagstuhl-Leibniz-Zentrum f\u00fcr Informatik (2007)"},{"key":"27_CR11","doi-asserted-by":"crossref","unstructured":"Engblom, J., Jonsson, B.: Processor pipelines and their properties for static WCET analysis. In: International Workshop on Embedded Software, pp. 334\u2013348. Springer (2002)","DOI":"10.1007\/3-540-45828-X_25"},{"issue":"1","key":"27_CR12","doi-asserted-by":"publisher","first-page":"28","DOI":"10.1145\/2752801.2752805","volume":"12","author":"S Hahn","year":"2015","unstructured":"Hahn, S., Reineke, J., Wilhelm, R.: Towards compositionality in execution time analysis: definition and challenges. ACM SIGBED Rev. 12(1), 28\u201336 (2015)","journal-title":"ACM SIGBED Rev."},{"key":"27_CR13","doi-asserted-by":"publisher","unstructured":"Huybrechts, T., De Bock, Y., Haoxuan, L., Hellinckx, P.: COBRA-HPA: a block generating tool to perform hybrid program analysis. Int. J. Grid Util. Comput. 105\u2013118 (2019). \nhttps:\/\/doi.org\/10.1504\/IJGUC.2019.098211","DOI":"10.1504\/IJGUC.2019.098211"},{"key":"27_CR14","unstructured":"Huybrechts, T., Mercelis, S., Hellinckx, P.: A new hybrid approach on WCET analysis for real-time systems using machine learning. In: 18th International Workshop on Worst-Case Execution Time Analysis (WCET 2018). Schloss Dagstuhl-Leibniz-Zentrum f\u00fcr Informatik (2018)"},{"issue":"1","key":"27_CR15","doi-asserted-by":"publisher","first-page":"48","DOI":"10.4230\/LITES-v003-i001-a005","volume":"3","author":"M Lv","year":"2016","unstructured":"Lv, M., et al.: A survey on static cache analysis for real-time systems. Leibniz Trans. Embed. Syst. 3(1), 48 (2016). \nhttps:\/\/doi.org\/10.4230\/LITES-v003-i001-a005","journal-title":"Leibniz Trans. Embed. Syst."},{"key":"27_CR16","unstructured":"Mercelis, S.: A systematic multi-layered approach for optimizing and parallelizing real-time media and audio applications. Ph.D. thesis, Universiteit Antwerpen (2016)"},{"key":"27_CR17","unstructured":"Patterson, J.R.C.: Modern microprocessors: A 90-minute guide! Electronic (2016). \nhttp:\/\/www.lighterra.com\/papers\/modernmicroprocessors\/"},{"key":"27_CR18","unstructured":"Paun, V.A., Monsuez, B., Baufreton, P.: On the determinism of multi-core processors. OASIcs, 32\u201346. Schloss Dagstuhl - Leibniz-Zentrum f\u00fcr Informatik (2013)"},{"key":"27_CR19","unstructured":"Petters, S.M.: Worst case execution time estimation for advanced processor architectures. Ph.D. thesis, Technische Universit\u00e4t M\u00fcnchen (2002)"},{"key":"27_CR20","doi-asserted-by":"crossref","unstructured":"Puaut, I., Pais, C.: Scratchpad memories vs locked caches in hard real-time systems: a quantitative comparison. In: 2007 Design, Automation & Test in Europe Conference & Exhibition, pp. 1\u20136. IEEE (2007)","DOI":"10.1109\/DATE.2007.364510"},{"key":"27_CR21","unstructured":"Reineke, J.: Caches in WCET analysis. Ph.D. thesis, University of Saarlandes (2008)"},{"key":"27_CR22","unstructured":"Reineke, J., et al.: A definition and classification of timing anomalies. In: 6th International Workshop on Worst-Case Execution Time Analysis (WCET 2006). Schloss Dagstuhl-Leibniz-Zentrum f\u00fcr Informatik (2006)"},{"key":"27_CR23","doi-asserted-by":"crossref","unstructured":"Rihani, H., Moy, M., Maiza, C., Altmeyer, S.: WCET analysis in shared resources real-time systems with TDMA buses. In: Proceedings of the 23rd International Conference on Real Time and Networks Systems, pp. 183\u2013192 (2015)","DOI":"10.1145\/2834848.2834871"},{"issue":"9","key":"27_CR24","doi-asserted-by":"publisher","first-page":"449","DOI":"10.1016\/j.sysarc.2015.04.002","volume":"61","author":"M Schoeberl","year":"2015","unstructured":"Schoeberl, M., et al.: T-CREST: time-predictable multi-core architecture for embedded systems. J. Syst. Architect. 61(9), 449\u2013471 (2015)","journal-title":"J. Syst. Architect."},{"issue":"2\u20133","key":"27_CR25","doi-asserted-by":"publisher","first-page":"101","DOI":"10.1023\/B:TIME.0000045315.61234.1e","volume":"28","author":"L Sha","year":"2004","unstructured":"Sha, L., et al.: Real time scheduling theory: a historical perspective. Real-Time Syst. 28(2\u20133), 101\u2013155 (2004)","journal-title":"Real-Time Syst."},{"key":"27_CR26","doi-asserted-by":"crossref","unstructured":"Ungerer, T., et al.: parMERASA\u2013multi-core execution of parallelised hard real-time applications supporting analysability. In: 2013 Euromicro Conference on Digital System Design, pp. 363\u2013370. IEEE (2013)","DOI":"10.1109\/DSD.2013.46"}],"container-title":["Lecture Notes in Networks and Systems","Advances on P2P, Parallel, Grid, Cloud and Internet Computing"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-61105-7_27","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,10,8]],"date-time":"2020-10-08T09:24:22Z","timestamp":1602149062000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-61105-7_27"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020,10,9]]},"ISBN":["9783030611040","9783030611057"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-61105-7_27","relation":{},"ISSN":["2367-3370","2367-3389"],"issn-type":[{"type":"print","value":"2367-3370"},{"type":"electronic","value":"2367-3389"}],"subject":[],"published":{"date-parts":[[2020,10,9]]},"assertion":[{"value":"9 October 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"3PGCIC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on P2P, Parallel, Grid, Cloud and Internet Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Yonago","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Japan","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2020","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 October 2020","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 October 2020","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"15","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"pgcic2020","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/voyager.ce.fit.ac.jp\/conf\/3pgcic\/2020\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}