{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T15:50:19Z","timestamp":1743004219350,"version":"3.40.3"},"publisher-location":"Cham","reference-count":34,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030624590"},{"type":"electronic","value":"9783030624606"}],"license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-3-030-62460-6_6","type":"book-chapter","created":{"date-parts":[[2020,11,10]],"date-time":"2020-11-10T10:03:00Z","timestamp":1605002580000},"page":"56-65","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A SEU Immune Flip-Flop with Low Overhead"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-8695-4478","authenticated-orcid":false,"given":"Zhengfeng","family":"Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3086-3635","authenticated-orcid":false,"given":"Xiandong","family":"Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7782-9541","authenticated-orcid":false,"given":"Shangjie","family":"Pan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3101-8636","authenticated-orcid":false,"given":"Min","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6272-8660","authenticated-orcid":false,"given":"Tianming","family":"Ni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2020,11,11]]},"reference":[{"key":"6_CR1","doi-asserted-by":"publisher","first-page":"305","DOI":"10.1109\/TDMR.2005.853449","volume":"5","author":"RC Baumann","year":"2005","unstructured":"Baumann, R.C.: Radiation-induced soft errors in advanced semiconductor technologies. IEEE Trans. Device Mater. Rel. 5, 305 (2005)","journal-title":"IEEE Trans. Device Mater. Rel."},{"key":"6_CR2","doi-asserted-by":"publisher","first-page":"2648","DOI":"10.1109\/TNS.2017.2747658","volume":"64","author":"A Akkerman","year":"2017","unstructured":"Akkerman, A., et al.: Role of elastic scattering of protons, muons, and electrons in inducing single-event upsets. IEEE Trans. Nucl. Sci. 64, 2648 (2017)","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"6_CR3","doi-asserted-by":"publisher","first-page":"1759","DOI":"10.1109\/TNS.2018.2819421","volume":"65","author":"P Caron","year":"2018","unstructured":"Caron, P., et al.: Physical mechanisms inducing electron single-event upset. IEEE Trans. Nucl. Sci. 65, 1759 (2018)","journal-title":"IEEE Trans. Nucl. Sci."},{"issue":"3","key":"6_CR4","doi-asserted-by":"publisher","first-page":"879","DOI":"10.1109\/TCSI.2019.2959007","volume":"67","author":"Y Aibin","year":"2020","unstructured":"Aibin, Y., et al.: Quadruple cross-coupled dual-interlocked-storage-cells-based multiple-node-upset-tolerant latch designs. IEEE Trans. Circuits Syst. I: Regul. Papers 67(3), 879\u2013890 (2020)","journal-title":"IEEE Trans. Circuits Syst. I: Regul. Papers"},{"key":"6_CR5","doi-asserted-by":"publisher","first-page":"89","DOI":"10.1109\/TDMR.2003.816568","volume":"3","author":"P Mongkolkachit","year":"2003","unstructured":"Mongkolkachit, P., Bhuva, B.: Design technique for mitigation of alpha-particle-induced single-event transients in combinational logic. IEEE Trans. Device Mater. Rel. 3, 89 (2003)","journal-title":"IEEE Trans. Device Mater. Rel."},{"key":"6_CR6","doi-asserted-by":"publisher","first-page":"8","DOI":"10.1109\/MDT.2011.74","volume":"28","author":"C Huang","year":"2011","unstructured":"Huang, C., et al.: Robust circuit design for flexible electronics. IEEE Des. Test Comput. 28, 8 (2011)","journal-title":"IEEE Des. Test Comput."},{"key":"6_CR7","doi-asserted-by":"crossref","first-page":"49","DOI":"10.1109\/T-ED.1985.21908","volume":"32","author":"W Fu","year":"1985","unstructured":"Fu, W., et al.: Alpha-particle-induced charge collection measurements and the effectiveness of a novel p-well protection barrier on VLSI memories. IEEE Trans. Device Mater. Rel. 32, 49 (1985)","journal-title":"IEEE Trans. Device Mater. Rel."},{"key":"6_CR8","doi-asserted-by":"publisher","first-page":"12","DOI":"10.1109\/TDMR.2018.2797074","volume":"18","author":"J Chen","year":"2018","unstructured":"Chen, J., et al.: Characterization of the effect of pulse quenching on single-event transients in 65-nm twin-well and triple-well CMOS technologies. IEEE Trans. Device Mater. Rel. 18, 12 (2018)","journal-title":"IEEE Trans. Device Mater. Rel."},{"key":"6_CR9","doi-asserted-by":"publisher","first-page":"999","DOI":"10.1109\/TNS.2017.2659382","volume":"64","author":"P Rodbell","year":"2017","unstructured":"Rodbell, P., et al.: Low energy proton SEUs in 32-nm SOI SRAMs at Low Vdd. IEEE Trans. Nucl. Sci. 64, 999 (2017)","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"6_CR10","first-page":"405","volume":"64","author":"M Nicolaidis","year":"2017","unstructured":"Nicolaidis, M.: Design for soft error mitigation. IEEE Trans. Device. Mater. Rel. 64, 405 (2017)","journal-title":"IEEE Trans. Device. Mater. Rel."},{"key":"6_CR11","doi-asserted-by":"publisher","first-page":"20150286","DOI":"10.1587\/elex.12.20150286","volume":"12","author":"X Hui","year":"2015","unstructured":"Hui, X.: Circuit and layout combination technique to enhance multiple nodes upset tolerance in latches. IEICE Electron. Exp. 12, 20150286 (2015)","journal-title":"IEICE Electron. Exp."},{"key":"6_CR12","doi-asserted-by":"publisher","first-page":"496","DOI":"10.1587\/transele.E100.C.496","volume":"E100-C","author":"L Huaguo","year":"2017","unstructured":"Huaguo, L., et al.: Highly robust double node upset resilient hardened latch design. IEICE Trans. Electron E100-C, 496 (2017)","journal-title":"IEICE Trans. Electron"},{"key":"6_CR13","first-page":"1","volume":"14","author":"Y Aibin","year":"2017","unstructured":"Aibin, Y., et al.: A transient pulse dually filterable and online self-recoverable latch. IEICE Electron. Express 14, 1 (2017)","journal-title":"IEICE Electron. Express"},{"key":"6_CR14","doi-asserted-by":"publisher","first-page":"1171","DOI":"10.1587\/transele.E98.C.1171","volume":"E98-C","author":"Y Aibin","year":"2015","unstructured":"Aibin, Y., et al.: A self-recoverable, frequency-aware and cost-effective robust latch design for nanoscale CMOS technology. IEICE Trans. Electron E98-C, 1171 (2015)","journal-title":"IEICE Trans. Electron"},{"issue":"4","key":"6_CR15","doi-asserted-by":"publisher","first-page":"349","DOI":"10.1007\/s10836-015-5533-5","volume":"31","author":"Z Huang","year":"2015","unstructured":"Huang, Z., Liang, H., Hellebrand, S.: A high performance SEU tolerant latch. J. Electron. Test. 31(4), 349\u2013359 (2015). https:\/\/doi.org\/10.1007\/s10836-015-5533-5","journal-title":"J. Electron. Test."},{"key":"6_CR16","doi-asserted-by":"publisher","first-page":"1978","DOI":"10.1007\/s10836-015-5533-5","volume":"25","author":"Y Aibin","year":"2017","unstructured":"Aibin, Y., et al.: Double-node-upset-resilient latch design for nanoscale CMOS technology. IEEE Trans. VLSI Syst. 25, 1978 (2017). https:\/\/doi.org\/10.1007\/s10836-015-5533-5","journal-title":"IEEE Trans. VLSI Syst."},{"key":"6_CR17","doi-asserted-by":"publisher","first-page":"43","DOI":"10.1016\/j.mejo.2017.01.001","volume":"61","author":"Y Aibin","year":"2017","unstructured":"Aibin, Y., et al.: Single event double-upset fully immune and transient pulse filterable latch design for nanoscale CMOS. Microelectron. J. 61, 43 (2017)","journal-title":"Microelectron. J."},{"key":"6_CR18","doi-asserted-by":"publisher","first-page":"2874","DOI":"10.1109\/23.556880","volume":"43","author":"T Calin","year":"1996","unstructured":"Calin, T., et al.: Upset hardened memory design for submicron CMOS technology. IEEE Trans. Nucl. Sci. 43, 2874 (1996)","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"6_CR19","doi-asserted-by":"publisher","first-page":"3768","DOI":"10.1109\/TNS.2009.2032090","volume":"56","author":"S Jahinuzzaman","year":"2009","unstructured":"Jahinuzzaman, S., et al.: A soft error tolerant 10T SRAM bit-cell with differential read capability. IEEE Trans. Nucl. Sci. 56, 3768 (2009)","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"6_CR20","doi-asserted-by":"crossref","unstructured":"Jung, S., et al.: A novel sort error hardened 10T SRAM cells for low voltage operation. In: IEEE MWSCAS Papers, p. 714 (2012)","DOI":"10.1109\/MWSCAS.2012.6292120"},{"key":"6_CR21","doi-asserted-by":"publisher","first-page":"1994","DOI":"10.1109\/TCSI.2014.2304658","volume":"61","author":"G Jing","year":"2014","unstructured":"Jing, G., et al.: Novel low-power and highly reliable radiation hardened memory cell for 65\u00a0nm CMOS technology. IEEE Trans. Circuits Syst. I 61, 1994 (2014)","journal-title":"IEEE Trans. Circuits Syst. I"},{"key":"6_CR22","doi-asserted-by":"publisher","first-page":"596","DOI":"10.1109\/TR.2015.2410275","volume":"64","author":"G Jing","year":"2015","unstructured":"Jing, G., et al.: Soft error hardened memory design for nanoscale complementary metal oxide semiconductor technology. IEEE Trans. Rel. 64, 596 (2015)","journal-title":"IEEE Trans. Rel."},{"key":"6_CR23","doi-asserted-by":"publisher","first-page":"1554","DOI":"10.1109\/TNS.2017.2704062","volume":"64","author":"Y Li","year":"2017","unstructured":"Li, Y., et al.: A quatro-based 65-nm flip-flop circuit for soft-error resilience. IEEE Trans. Nucl. Sci. 64, 1554 (2017)","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"6_CR24","doi-asserted-by":"publisher","first-page":"1367","DOI":"10.1109\/TNS.2015.2429589","volume":"62","author":"S Shah","year":"2015","unstructured":"Shah, S., et al.: A 32\u00a0kb macro with 8T soft error robust, SRAM cell in 65-nm CMOS. IEEE Trans. Nucl. Sci. 62, 1367 (2015)","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"6_CR25","first-page":"340","volume":"93","author":"J Furuta","year":"2010","unstructured":"Furuta, J., et al.: An area\/delay efficient dual-modular flip-flop with higher SEU\/SET immunity. IEEE Trans. Nucl. Sci. 93, 340 (2010)","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"6_CR26","doi-asserted-by":"publisher","first-page":"20150268","DOI":"10.1587\/elex.12.20150268","volume":"12","author":"C Wey","year":"2015","unstructured":"Wey, C., et al.: Robust C-element design for soft-error mitigation. IEEE Electron. Exp. 12, 20150268 (2015)","journal-title":"IEEE Electron. Exp."},{"issue":"4","key":"6_CR27","doi-asserted-by":"publisher","first-page":"471","DOI":"10.1007\/s10836-018-5737-6","volume":"34","author":"R Islam","year":"2018","unstructured":"Islam, R.: Low-power resonant clocking using soft error robust energy recovery flip-flops. J. Electron. Test. 34(4), 471\u2013485 (2018). https:\/\/doi.org\/10.1007\/s10836-018-5737-6","journal-title":"J. Electron. Test."},{"key":"6_CR28","doi-asserted-by":"publisher","first-page":"3392","DOI":"10.1109\/TNS.2006.886199","volume":"53","author":"E Knudsen","year":"2006","unstructured":"Knudsen, E., Clark, T.: An area and power efficient radiation hardened by design flip-flop. IEEE Trans. Nucl. Sci. 53, 3392 (2006)","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"6_CR29","doi-asserted-by":"publisher","first-page":"3626","DOI":"10.1109\/TNS.2004.839154","volume":"51","author":"W Wang","year":"2004","unstructured":"Wang, W., Gong, H.: Edge flip-floped pulse latch design with delayed latching edge for radiation hardened application. IEEE Trans. Nucl. Sci. 51, 3626 (2004)","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"6_CR30","unstructured":"Singh, S., Manoj, S.: Radiation hardened pulsed-latches in 65-nm CMOS. In: Proceedings CCECE Papers, p. 1 (2016)"},{"key":"6_CR31","doi-asserted-by":"crossref","unstructured":"Jahinuzzaman, M., Islam, R.: TSPC-DICE: a single phase clock high performance SEU hardened flip-flop. In: Proceedings of MWSCAS, Papers, p. 73 (2010)","DOI":"10.1109\/MWSCAS.2010.5548564"},{"key":"6_CR32","doi-asserted-by":"crossref","unstructured":"Katsarou, K., Tsiatouhas, Y.: Soft error interception latch: double node charge sharing SEU tolerant design. In: Proceedings of IET Paper, p. 330 (2015)","DOI":"10.1049\/el.2014.4374"},{"key":"6_CR33","unstructured":"PTM: 65\u00a0nm Predictive Technology Model. http:\/\/ptm.asu.edu"},{"key":"6_CR34","doi-asserted-by":"publisher","first-page":"2024","DOI":"10.1109\/TNS.1982.4336490","volume":"29","author":"G Messenger","year":"1982","unstructured":"Messenger, G.: Collection of charge on junction nodes from ion tracks. IEEE Trans. Nucl. Sci. 29, 2024 (1982)","journal-title":"IEEE Trans. Nucl. Sci."}],"container-title":["Lecture Notes in Computer Science","Machine Learning for Cyber Security"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-62460-6_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,11,10]],"date-time":"2020-11-10T10:24:34Z","timestamp":1605003874000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-62460-6_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"ISBN":["9783030624590","9783030624606"],"references-count":34,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-62460-6_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2020]]},"assertion":[{"value":"11 November 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ML4CS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Machine Learning for Cyber Security","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Guangzhou","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"China","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2020","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"8 October 2020","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"10 October 2020","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"3","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"ml4cs2020","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/nsclab.org\/ml4cs2020\/index.html","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"360","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"118","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"40","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"33% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2.2","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"8","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}