{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T15:51:49Z","timestamp":1743090709272,"version":"3.40.3"},"publisher-location":"Cham","reference-count":21,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030631703"},{"type":"electronic","value":"9783030631710"}],"license":[{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2020,1,1]],"date-time":"2020-01-01T00:00:00Z","timestamp":1577836800000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2020]]},"DOI":"10.1007\/978-3-030-63171-0_5","type":"book-chapter","created":{"date-parts":[[2020,11,16]],"date-time":"2020-11-16T00:04:47Z","timestamp":1605485087000},"page":"85-105","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Evaluating Controlled Memory Request Injection to Counter PREM Memory Underutilization"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0166-0898","authenticated-orcid":false,"given":"Roberto","family":"Cavicchioli","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5845-4991","authenticated-orcid":false,"given":"Nicola","family":"Capodieci","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4531-2633","authenticated-orcid":false,"given":"Marco","family":"Solieri","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2115-4853","authenticated-orcid":false,"given":"Marko","family":"Bertogna","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1842-4974","authenticated-orcid":false,"given":"Paolo","family":"Valente","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1010-4762","authenticated-orcid":false,"given":"Andrea","family":"Marongiu","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2020,11,16]]},"reference":[{"key":"5_CR1","doi-asserted-by":"crossref","unstructured":"Alhammad, A., Pellizzoni, R.: Time-predictable execution of multithreaded applications on multicore systems. In: DATE 2014. IEEE (2014)","DOI":"10.7873\/DATE.2014.042"},{"key":"5_CR2","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-08696-5","volume-title":"Multiprocessor scheduling for real-time systems","author":"S Baruah","year":"2015","unstructured":"Baruah, S., Bertogna, M., Buttazzo, G.: Multiprocessor scheduling for real-time systems. Springer, Berlin (2015)"},{"key":"5_CR3","unstructured":"Baryshnikov, M.: Jailhouse hypervisor. B.S. thesis, \u010cesk\u00e9 vysok\u00e9 u\u010den\u00ed technick\u00e9 v Praze. Vypo\u010detn\u00ed a informa\u010dn\u00ed centrum (2016)"},{"key":"5_CR4","doi-asserted-by":"publisher","unstructured":"Cavicchioli, R., Capodieci, N., Bertogna, M.: Memory interference characterization between cpu cores and integrated gpus in mixed-criticality platforms. In: 2017 22nd IEEE International Conference on Emerging Technologies and Factory Automation (ETFA). pp. 1\u201310 (2017). https:\/\/doi.org\/10.1109\/ETFA.2017.8247615","DOI":"10.1109\/ETFA.2017.8247615"},{"key":"5_CR5","doi-asserted-by":"crossref","unstructured":"Forsberg, B., Marongiu, A., Benini, L.: GPUguard: Towards supporting a predictable execution model for heterogeneous SoC. In: DATE 2017 (2017)","DOI":"10.23919\/DATE.2017.7927008"},{"key":"5_CR6","doi-asserted-by":"crossref","unstructured":"Forsberg, B., Benini, L., Marongiu, A.: Heprem: A predictable execution model for gpu-based heterogeneous socs. IEEE Trans. Comput. (2020, to appear)","DOI":"10.1109\/TC.2020.2980520"},{"key":"5_CR7","doi-asserted-by":"publisher","unstructured":"Kloda, T., Solieri, M., Mancuso, R., Capodieci, N., Valente, P., Bertogna, M.: Deterministic memory hierarchy and virtualization for modern multi-core embedded systems. In: 2019 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). pp. 1\u201314 (2019). https:\/\/doi.org\/10.1109\/RTAS.2019.00009","DOI":"10.1109\/RTAS.2019.00009"},{"key":"5_CR8","doi-asserted-by":"crossref","unstructured":"Majo, Z., Gross, T.R.: Memory management in numa multicore systems: trapped between cache contention and interconnect overhead. In: ACM Sigplan Notices. vol. 46, pp. 11\u201320. ACM (2011)","DOI":"10.1145\/2076022.1993481"},{"key":"5_CR9","doi-asserted-by":"publisher","first-page":"27","DOI":"10.1016\/j.parco.2018.11.002","volume":"85","author":"J Mat\u011bjka","year":"2019","unstructured":"Mat\u011bjka, J., et al.: Combining prem compilation and static scheduling for high-performance and predictable mpsoc execution. Parallel Comput. 85, 27\u201344 (2019). https:\/\/doi.org\/10.1016\/j.parco.2018.11.002","journal-title":"Parallel Comput."},{"key":"5_CR10","unstructured":"McVoy, L.W., Staelin, C., et al.: lmbench: Portable tools for performance analysis. In: USENIX Annual Technical Conference. pp. 279\u2013294. San Diego, CA, USA (1996)"},{"key":"5_CR11","doi-asserted-by":"crossref","unstructured":"Pellizzoni, R., et al.: A predictable execution model for COTS-based embedded systems. In: RTAS 2011. IEEE (2011)","DOI":"10.1109\/RTAS.2011.33"},{"key":"5_CR12","unstructured":"Pellizzoni, R., Schranzhofer, A., Chen, J.J., Caccamo, M., Thiele, L.: Worst case delay analysis for memory interference in multicore systems. In: 2010 Design, Automation & Test in Europe Conference & Exhibition (2010). pp. 741\u2013746. IEEE (2010)"},{"key":"5_CR13","unstructured":"Solieri, M., Kloda, T., Bertogna, M., Sojka, M., Baryshnikov, M.: D5.3: Integrated schedulability analysis. Deliverable of the HERCULES project (12 2018)"},{"key":"5_CR14","doi-asserted-by":"publisher","unstructured":"Soliman, M.R., Pellizzoni, R.: Prem-based optimal task segmentation under fixed priority scheduling. In: 31st Euromicro Conference on Real-Time Systems (ECRTS 2019). Leibniz International Proceedings in Informatics (LIPIcs), vol. 133, pp. 4:1\u20134:23 (2019). https:\/\/doi.org\/10.4230\/LIPIcs.ECRTS.2019.4","DOI":"10.4230\/LIPIcs.ECRTS.2019.4"},{"key":"5_CR15","doi-asserted-by":"crossref","unstructured":"Tudor, B.M., Teo, Y.M., See, S.: Understanding off-chip memory contention of parallel programs in multicore systems. In: 2011 International Conference on Parallel Processing. pp. 602\u2013611. IEEE (2011)","DOI":"10.1109\/ICPP.2011.59"},{"key":"5_CR16","doi-asserted-by":"publisher","unstructured":"Vogel, P., Marongiu, A., Benini, L.: An evaluation of memory sharing performance for heterogeneous embedded socs with many-core accelerators. In: Proceedings of the 2015 International Workshop on Code Optimisation for Multi and Many Cores, COSMIC@CGO. pp. 1\u20139 (2015). https:\/\/doi.org\/10.1145\/2723772.2723775","DOI":"10.1145\/2723772.2723775"},{"key":"5_CR17","unstructured":"Wang, Y., Liu, S., Wu, X., Shi, W.: Cavbench: A benchmark suite for connected and autonomous vehicles. CoRR abs\/1810.06659 (2018), http:\/\/arxiv.org\/abs\/1810.06659"},{"key":"5_CR18","unstructured":"Wen, H., Wei, Z.: Interference evaluation in cpu-gpu heterogeneous computing. In: IEEE High Performance Extreme Computing Conference (HPEC) (2017)"},{"key":"5_CR19","doi-asserted-by":"crossref","unstructured":"Yamagiwa, S., Wada, K.: Performance study of interference on gpu and cpu resources with multiple applications. In: 2009 IEEE International Symposium on Parallel & Distributed Processing. pp. 1\u20138. IEEE (2009)","DOI":"10.1109\/IPDPS.2009.5160873"},{"issue":"9","key":"5_CR20","doi-asserted-by":"publisher","first-page":"2739","DOI":"10.1109\/TC.2015.2500572","volume":"65","author":"G Yao","year":"2016","unstructured":"Yao, G., Pellizzoni, R., Bak, S., Yun, H., Caccamo, M.: Global real-time memory-centric scheduling for multicore systems. IEEE Trans. Comput. 65(9), 2739\u20132751 (2016). https:\/\/doi.org\/10.1109\/TC.2015.2500572","journal-title":"IEEE Trans. Comput."},{"key":"5_CR21","unstructured":"Yun, H., Yao, G., Pellizzoni, R., Caccamo, M., Sha, L.: Memguard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms. In: Real-Time and Embedded Technical and Application Symposium (RTAS). IEEE (2013)"}],"container-title":["Lecture Notes in Computer Science","Job Scheduling Strategies for Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-63171-0_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,4,24]],"date-time":"2021-04-24T00:36:37Z","timestamp":1619224597000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-63171-0_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2020]]},"ISBN":["9783030631703","9783030631710"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-63171-0_5","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2020]]},"assertion":[{"value":"16 November 2020","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"JSSPP","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Workshop on Job Scheduling Strategies for Parallel Processing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"New Orleans, LA","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"USA","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2020","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22 May 2020","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22 May 2020","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"jsspp2020","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/jsspp.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Easychair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"8","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"6","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"75% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3.8","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"The conference was held virtually due to the COVID-19 pandemic.","order":10,"name":"additional_info_on_review_process","label":"Additional Info on Review Process","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}