{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,21]],"date-time":"2026-05-21T11:51:35Z","timestamp":1779364295243,"version":"3.53.0"},"publisher-location":"Cham","reference-count":53,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783030687724","type":"print"},{"value":"9783030687731","type":"electronic"}],"license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021]]},"DOI":"10.1007\/978-3-030-68773-1_11","type":"book-chapter","created":{"date-parts":[[2021,2,5]],"date-time":"2021-02-05T05:29:35Z","timestamp":1612502975000},"page":"221-253","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["Custom Instruction Support for Modular Defense Against Side-Channel and Fault Attacks"],"prefix":"10.1007","author":[{"given":"Pantea","family":"Kiaei","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Darius","family":"Mercadier","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Pierre-Evariste","family":"Dagand","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Karine","family":"Heydemann","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Patrick","family":"Schaumont","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2021,2,6]]},"reference":[{"key":"11_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"64","DOI":"10.1007\/978-3-319-16763-3_5","volume-title":"Smart Card Research and Advanced Applications","author":"J Balasch","year":"2015","unstructured":"Balasch, J., Gierlichs, B., Grosso, V., Reparaz, O., Standaert, F.-X.: On the cost of lazy engineering for masked software implementations. In: Joye, M., Moradi, A. (eds.) CARDIS 2014. LNCS, vol. 8968, pp. 64\u201381. Springer, Cham (2015). https:\/\/doi.org\/10.1007\/978-3-319-16763-3_5"},{"key":"11_CR2","doi-asserted-by":"publisher","unstructured":"Balasch, J., Gierlichs, B., Verbauwhede, I.: An in-depth and black-box characterization of the effects of clock glitches on 8-bit MCUs. In 2011 Workshop on Fault Diagnosis and Tolerance in Cryptography, FDTC 2011, Tokyo, Japan, 29 September 2011, pp. 105\u2013114 (2011). https:\/\/doi.org\/10.1109\/FDTC.2011.9","DOI":"10.1109\/FDTC.2011.9"},{"key":"11_CR3","doi-asserted-by":"publisher","unstructured":"Barry, T., Courouss\u00e9, D., Robisson, B.: Compilation of a countermeasure against instruction-skip fault attacks. In: Proceedings of the Third Workshop on Cryptography and Security in Computing Systems, CS2@HiPEAC, Prague, Czech Republic, 20 January 2016, pp. 1\u20136 (2016). https:\/\/doi.org\/10.1145\/2858930.2858931","DOI":"10.1145\/2858930.2858931"},{"key":"11_CR4","doi-asserted-by":"publisher","unstructured":"Barthe, G., et al.: Strong non-interference and type-directed higher-order masking. In: Proceedings of the 2016 ACM SIGSAC Conference on Computer and Communications Security, Vienna, Austria, 24\u201328 October 2016, pp. 116\u2013129 (2016). https:\/\/doi.org\/10.1145\/2976749.2978427","DOI":"10.1145\/2976749.2978427"},{"key":"11_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"535","DOI":"10.1007\/978-3-319-56620-7_19","volume-title":"Advances in Cryptology \u2013 EUROCRYPT 2017","author":"G Barthe","year":"2017","unstructured":"Barthe, G., Dupressoir, F., Faust, S., Gr\u00e9goire, B., Standaert, F.-X., Strub, P.-Y.: Parallel implementations of masking schemes and the bounded moment leakage model. In: Coron, J.-S., Nielsen, J.B. (eds.) EUROCRYPT 2017. LNCS, vol. 10210, pp. 535\u2013566. Springer, Cham (2017). https:\/\/doi.org\/10.1007\/978-3-319-56620-7_19"},{"key":"11_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1007\/978-3-662-53140-2_2","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2016","author":"A Battistello","year":"2016","unstructured":"Battistello, A., Coron, J.-S., Prouff, E., Zeitoun, R.: Horizontal side-channel attacks and countermeasures on the ISW masking scheme. In: Gierlichs, B., Poschmann, A.Y. (eds.) CHES 2016. LNCS, vol. 9813, pp. 23\u201339. Springer, Heidelberg (2016). https:\/\/doi.org\/10.1007\/978-3-662-53140-2_2"},{"key":"11_CR7","unstructured":"G. Becker, et al.: Test vector leakage assessment (TVLA) methodology in practice (2013)"},{"key":"11_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"616","DOI":"10.1007\/978-3-662-49896-5_22","volume-title":"Advances in Cryptology \u2013 EUROCRYPT 2016","author":"S Bela\u00efd","year":"2016","unstructured":"Bela\u00efd, S., Benhamouda, F., Passel\u00e8gue, A., Prouff, E., Thillard, A., Vergnaud, D.: Randomness complexity of private circuits for multiplication. In: Fischlin, M., Coron, J.-S. (eds.) EUROCRYPT 2016. LNCS, vol. 9666, pp. 616\u2013648. Springer, Heidelberg (2016). https:\/\/doi.org\/10.1007\/978-3-662-49896-5_22"},{"key":"11_CR9","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"343","DOI":"10.1007\/978-3-030-03329-3_12","volume-title":"Advances in Cryptology \u2013 ASIACRYPT 2018","author":"S Bela\u00efd","year":"2018","unstructured":"Bela\u00efd, S., Goudarzi, D., Rivain, M.: Tight private circuits: achieving probing security with the least refreshing. In: Peyrin, T., Galbraith, S. (eds.) ASIACRYPT 2018. LNCS, vol. 11273, pp. 343\u2013372. Springer, Cham (2018). https:\/\/doi.org\/10.1007\/978-3-030-03329-3_12"},{"key":"11_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"260","DOI":"10.1007\/BFb0052352","volume-title":"Fast Software Encryption","author":"E Biham","year":"1997","unstructured":"Biham, E.: A fast new DES implementation in software. In: Biham, E. (ed.) FSE 1997. LNCS, vol. 1267, pp. 260\u2013272. Springer, Heidelberg (1997). https:\/\/doi.org\/10.1007\/BFb0052352"},{"key":"11_CR11","unstructured":"Breier, J., Jap, D., Hou, X., Bhasin, S.: On side-channel vulnerabilities of bit permutations: Key recovery and reverse engineering. IACR Cryptol. ePrint Arch. 2018, 219 (2018). http:\/\/eprint.iacr.org\/2018\/219"},{"key":"11_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"16","DOI":"10.1007\/978-3-540-28632-5_2","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2004","author":"E Brier","year":"2004","unstructured":"Brier, E., Clavier, C., Olivier, F.: Correlation power analysis with a leakage model. In: Joye, M., Quisquater, J.-J. (eds.) CHES 2004. LNCS, vol. 3156, pp. 16\u201329. Springer, Heidelberg (2004). https:\/\/doi.org\/10.1007\/978-3-540-28632-5_2"},{"key":"11_CR13","unstructured":"Cassiers, G., Standaert, F.-X.: Improved bitslice masking: from optimized non-interference to probe isolation. IACR Cryptol. ePrint Arch. 2018, 438 (2018). URL https:\/\/eprint.iacr.org\/2018\/438"},{"issue":"2","key":"11_CR14","doi-asserted-by":"publisher","first-page":"162","DOI":"10.13154\/tches.v2019.i2.162-198","volume":"2019","author":"G Cassiers","year":"2019","unstructured":"Cassiers, G., Standaert, F.-X.: Towards globally optimized masking: from low randomness to low noise rate or probe isolating multiplications with reduced randomness and security against horizontal attacks. IACR Trans. Cryptogr. Hardw. Embed. Syst. 2019(2), 162\u2013198 (2019). https:\/\/doi.org\/10.13154\/tches.v2019.i2.162-198","journal-title":"IACR Trans. Cryptogr. Hardw. Embed. Syst."},{"key":"11_CR15","doi-asserted-by":"publisher","unstructured":"Chen, Z., Shen, J., Nicolau, A., Veidenbaum, A.V., Ghalaty, N.F., Cammarota, R.: CAMFAS: a compiler approach to mitigate fault attacks via enhanced SIMDization. In: 2017 Workshop on Fault Diagnosis and Tolerance in Cryptography, FDTC 2017, Taipei, Taiwan, 25 September 2017, pp. 57\u201364 (2017). https:\/\/doi.org\/10.1109\/FDTC.2017.10","DOI":"10.1109\/FDTC.2017.10"},{"key":"11_CR16","doi-asserted-by":"publisher","unstructured":"Chen, Z., Sinha, A., Schaumont, P: Using virtual secure circuit to protect embedded software from side-channel attacks. IEEE Trans. Comput. 62(1), 124\u2013136 (2013). https:\/\/doi.org\/10.1109\/TC.2011.225","DOI":"10.1109\/TC.2011.225"},{"key":"11_CR17","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"134","DOI":"10.1007\/3-540-44706-7_10","volume-title":"Fast Software Encryption","author":"J Daemen","year":"2001","unstructured":"Daemen, J., Peeters, M., Van Assche, G.: Bitslice ciphers and power analysis attacks. In: Goos, G., Hartmanis, J., van Leeuwen, J., Schneier, B. (eds.) FSE 2000. LNCS, vol. 1978, pp. 134\u2013149. Springer, Heidelberg (2001). https:\/\/doi.org\/10.1007\/3-540-44706-7_10"},{"key":"11_CR18","unstructured":"Dhooghe, S., Nikova, S.: My gadget just cares for me - how NINA can prove security against combined attacks. IACR Cryptol. ePrint Arch. 2019, 615 (2019). https:\/\/eprint.iacr.org\/2019\/615"},{"issue":"1","key":"11_CR19","doi-asserted-by":"publisher","first-page":"152","DOI":"10.13154\/tches.v2020.i1.152-174","volume":"2020","author":"S Gao","year":"2020","unstructured":"Gao, S., Marshall, B., Page, D., Oswald, E.: Share-slicing: friend or foe? IACR Trans. Cryptogr. Hardw. Embed. Syst. 2020(1), 152\u2013174 (2020). https:\/\/doi.org\/10.13154\/tches.v2020.i1.152-174","journal-title":"IACR Trans. Cryptogr. Hardw. Embed. Syst."},{"key":"11_CR20","unstructured":"Goodwill, G., Jun, B., Jaffe, J., Rohatgi, P.: A testing methodology for side channel resistance (2011). https:\/\/csrc.nist.gov\/csrc\/media\/events\/non-invasive-attack-testing-workshop\/documents\/08_goodwill.pdf"},{"key":"11_CR21","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1007\/978-3-319-89641-0_1","volume-title":"Constructive Side-Channel Analysis and Secure Design","author":"D Goudarzi","year":"2018","unstructured":"Goudarzi, D., Journault, A., Rivain, M., Standaert, F.-X.: Secure multiplication for bitslice higher-order masking: optimisation and\u00a0comparison. In: Fan, J., Gierlichs, B. (eds.) COSADE 2018. LNCS, vol. 10815, pp. 3\u201322. Springer, Cham (2018). https:\/\/doi.org\/10.1007\/978-3-319-89641-0_1"},{"key":"11_CR22","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"331","DOI":"10.1007\/978-3-540-85053-3_21","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2008","author":"P Grabher","year":"2008","unstructured":"Grabher, P., Gro\u00dfsch\u00e4dl, J., Page, D.: Light-weight instruction set extensions for bit-sliced cryptography. In: Oswald, E., Rohatgi, P. (eds.) CHES 2008. LNCS, vol. 5154, pp. 331\u2013345. Springer, Heidelberg (2008). https:\/\/doi.org\/10.1007\/978-3-540-85053-3_21"},{"key":"11_CR23","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1007\/978-3-319-89641-0_2","volume-title":"Constructive Side-Channel Analysis and Secure Design","author":"B Gr\u00e9goire","year":"2018","unstructured":"Gr\u00e9goire, B., Papagiannopoulos, K., Schwabe, P., Stoffelen, K.: Vectorizing higher-order masking. In: Fan, J., Gierlichs, B. (eds.) COSADE 2018. LNCS, vol. 10815, pp. 23\u201343. Springer, Cham (2018). https:\/\/doi.org\/10.1007\/978-3-319-89641-0_2"},{"key":"11_CR24","unstructured":"Guo, X., Mukhopadhyay, D., Karri, R.: Provably secure concurrent error detection against differential fault analysis. IACR Cryptol. ePrint Arch. 2012, 552 (2012). http:\/\/eprint.iacr.org\/2012\/552"},{"key":"11_CR25","unstructured":"Heydemann, K.: S\u00e9curit\u00e9 et performance des applications: analyses et optimisations multi-niveaux. LIP6, Habilitation (2017)"},{"key":"11_CR26","unstructured":"Hoogvorst, P., Duc, G., Danger, J.-L.: Software implementation of dual-rail representation. In: Schindler, W., Huss, S.A. (eds.) Constructive Side-Channel Analysis and Secure Design - Second International Workshop, COSADE (2011)"},{"key":"11_CR27","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"463","DOI":"10.1007\/978-3-540-45146-4_27","volume-title":"Advances in Cryptology - CRYPTO 2003","author":"Y Ishai","year":"2003","unstructured":"Ishai, Y., Sahai, A., Wagner, D.: Private circuits: securing hardware against probing attacks. In: Boneh, D. (ed.) CRYPTO 2003. LNCS, vol. 2729, pp. 463\u2013481. Springer, Heidelberg (2003). https:\/\/doi.org\/10.1007\/978-3-540-45146-4_27"},{"key":"11_CR28","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"623","DOI":"10.1007\/978-3-319-66787-4_30","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2017","author":"A Journault","year":"2017","unstructured":"Journault, A., Standaert, F.-X.: Very high order masking: efficient implementation and security evaluation. In: Fischer, W., Homma, N. (eds.) CHES 2017. LNCS, vol. 10529, pp. 623\u2013643. Springer, Cham (2017). https:\/\/doi.org\/10.1007\/978-3-319-66787-4_30"},{"key":"11_CR29","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/978-3-642-04138-9_1","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2009","author":"E K\u00e4sper","year":"2009","unstructured":"K\u00e4sper, E., Schwabe, P.: Faster and timing-attack resistant AES-GCM. In: Clavier, C., Gaj, K. (eds.) CHES 2009. LNCS, vol. 5747, pp. 1\u201317. Springer, Heidelberg (2009). https:\/\/doi.org\/10.1007\/978-3-642-04138-9_1"},{"key":"11_CR30","unstructured":"Kiniry, J.R., Zimmerman, D.M., Dockins, R., Nikhil, R.: A formally verified cryptographic extension to a RISC-V processor. In: Second Workshop on Computer Architecture Research with RISC-V (CARRV 2018), p. 5. ACM, New York (2018)"},{"key":"11_CR31","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"187","DOI":"10.1007\/978-3-540-79263-5_12","volume-title":"Topics in Cryptology \u2013 CT-RSA 2008","author":"R K\u00f6nighofer","year":"2008","unstructured":"K\u00f6nighofer, R.: A fast and cache-timing resistant implementation of the AES. In: Malkin, T. (ed.) CT-RSA 2008. LNCS, vol. 4964, pp. 187\u2013202. Springer, Heidelberg (2008). https:\/\/doi.org\/10.1007\/978-3-540-79263-5_12"},{"key":"11_CR32","doi-asserted-by":"publisher","unstructured":"Lac, B., Canteaut, A., Fournier, J.J.A., Sirdey, R.: Thwarting fault attacks against lightweight cryptography using SIMD instructions. In: IEEE International Symposium on Circuits and Systems, ISCAS 2018, 27\u201330 May 2018, Florence, Italy, pp. 1\u20135 (2018). https:\/\/doi.org\/10.1109\/ISCAS.2018.8351693","DOI":"10.1109\/ISCAS.2018.8351693"},{"key":"11_CR33","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"200","DOI":"10.1007\/978-3-319-11212-1_12","volume-title":"Computer Security - ESORICS 2014","author":"J-F Lalande","year":"2014","unstructured":"Lalande, J.-F., Heydemann, K., Berthom\u00e9, P.: Software countermeasures for control flow integrity of smart card C codes. In: Kuty\u0142owski, M., Vaidya, J. (eds.) ESORICS 2014. LNCS, vol. 8713, pp. 200\u2013218. Springer, Cham (2014). https:\/\/doi.org\/10.1007\/978-3-319-11212-1_12"},{"key":"11_CR34","unstructured":"Marshall, B., Page, D., Pham, T.: XCrypto: a cryptographic ISE for RISC-V (2019). https:\/\/github.com\/scarv\/xcrypto"},{"key":"11_CR35","doi-asserted-by":"publisher","unstructured":"Mercadier, D., Dagand, P.-\u00c9.: Usuba: high-throughput and constant-time ciphers, by construction. In: Proceedings of the 40th ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI 2019, Phoenix, AZ, USA, 22\u201326 June 2019, pp. 157\u2013173 (2019). https:\/\/doi.org\/10.1145\/3314221.3314636","DOI":"10.1145\/3314221.3314636"},{"key":"11_CR36","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"282","DOI":"10.1007\/978-3-319-64647-3_17","volume-title":"Constructive Side-Channel Analysis and Secure Design","author":"K Papagiannopoulos","year":"2017","unstructured":"Papagiannopoulos, K., Veshchikov, N.: Mind the gap: towards secure 1st-order masking in software. In: Guilley, S. (ed.) COSADE 2017. LNCS, vol. 10348, pp. 282\u2013297. Springer, Cham (2017). https:\/\/doi.org\/10.1007\/978-3-319-64647-3_17"},{"key":"11_CR37","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"231","DOI":"10.1007\/978-3-319-69453-5_13","volume-title":"Selected Areas in Cryptography \u2013 SAC 2016","author":"C Patrick","year":"2017","unstructured":"Patrick, C., Yuce, B., Ghalaty, N.F., Schaumont, P.: Lightweight fault attack resistance in software using intra-instruction redundancy. In: Avanzi, R., Heys, H. (eds.) SAC 2016. LNCS, vol. 10532, pp. 231\u2013244. Springer, Cham (2017). https:\/\/doi.org\/10.1007\/978-3-319-69453-5_13"},{"key":"11_CR38","unstructured":"Patterson, D.A., Hennessy, J.L.: Computer Organization and Design - The Hardware \/ Software Interface (Revised 4th Edn.). The Morgan Kaufmann Series in Computer Architecture and Design. Academic Press (2012)"},{"key":"11_CR39","unstructured":"Pornin, T.: BearSSL, a smaller SSL\/TLS library. https:\/\/bearssl.org. Accessed 08 Jan 2019"},{"key":"11_CR40","doi-asserted-by":"publisher","unstructured":"Proy, J., Heydemann, K., Berzati, A., Cohen, A.: Compiler-assisted loop hardening against fault attacks. TACO 14(4), 36:1\u201336:25 (2017.) https:\/\/doi.org\/10.1145\/3141234","DOI":"10.1145\/3141234"},{"key":"11_CR41","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"203","DOI":"10.1007\/11935070_14","volume-title":"Cryptology and Network Security","author":"C Rebeiro","year":"2006","unstructured":"Rebeiro, C., Selvakumar, D., Devi, A.S.L.: Bitslice implementation of AES. In: Pointcheval, D., Mu, Y., Chen, K. (eds.) CANS 2006. LNCS, vol. 4301, pp. 203\u2013212. Springer, Heidelberg (2006). https:\/\/doi.org\/10.1007\/11935070_14"},{"key":"11_CR42","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"205","DOI":"10.1007\/978-3-642-04138-9_15","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2009","author":"F Regazzoni","year":"2009","unstructured":"Regazzoni, F., et al.: A design flow and evaluation framework for DPA-resistant instruction set extensions. In: Clavier, C., Gaj, K. (eds.) CHES 2009. LNCS, vol. 5747, pp. 205\u2013219. Springer, Heidelberg (2009). https:\/\/doi.org\/10.1007\/978-3-642-04138-9_15"},{"key":"11_CR43","doi-asserted-by":"publisher","unstructured":"Reparaz, O., Balasch, J., Verbauwhede, I.: Dude, is my code constant time? In: Design, Automation & Test in Europe Conference & Exhibition, DATE 2017, Lausanne, Switzerland, 27\u201331 March 2017, pp. 1697\u20131702 (2017.) https:\/\/doi.org\/10.23919\/DATE.2017.7927267","DOI":"10.23919\/DATE.2017.7927267"},{"key":"11_CR44","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"121","DOI":"10.1007\/978-3-319-96884-1_5","volume-title":"Advances in Cryptology \u2013 CRYPTO 2018","author":"O Reparaz","year":"2018","unstructured":"Reparaz, O., et al.: CAPA: the spirit of beaver against physical attacks. In: Shacham, H., Boldyreva, A. (eds.) CRYPTO 2018. LNCS, vol. 10991, pp. 121\u2013151. Springer, Cham (2018). https:\/\/doi.org\/10.1007\/978-3-319-96884-1_5"},{"key":"11_CR45","unstructured":"Cobham Gaisler Research. Leon-3 processor (2018). https:\/\/www.gaisler.com\/index.php\/products\/processors\/leon3"},{"key":"11_CR46","doi-asserted-by":"publisher","unstructured":"Rivi\u00e8re, L., Najm, Z., Rauzy, P., Danger, J.-L., Bringer, J., Sauvage, L.: High precision fault injections on the instruction cache of armv7-m architectures. In: IEEE International Symposium on Hardware Oriented Security and Trust, HOST 2015, Washington, DC, USA, 5\u20137 May 2015, pp. 62\u201367. IEEE Computer Society (2015). https:\/\/doi.org\/10.1109\/HST.2015.7140238","DOI":"10.1109\/HST.2015.7140238"},{"key":"11_CR47","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"495","DOI":"10.1007\/978-3-662-48324-4_25","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2015","author":"T Schneider","year":"2015","unstructured":"Schneider, T., Moradi, A.: Leakage assessment methodology. In: G\u00fcneysu, T., Handschuh, H. (eds.) CHES 2015. LNCS, vol. 9293, pp. 495\u2013513. Springer, Heidelberg (2015). https:\/\/doi.org\/10.1007\/978-3-662-48324-4_25"},{"key":"11_CR48","doi-asserted-by":"publisher","unstructured":"Schneider, T., Moradi, A., G\u00fcneysu, T.: ParTI: towards combined hardware countermeasures against side-channel and fault-injection attacks. In: Proceedings of the ACM Workshop on Theory of Implementation Security, TIS@CCS 2016 Vienna, Austria, October 2016, pp. 39 (2016). https:\/\/doi.org\/10.1145\/2996366.2996427","DOI":"10.1145\/2996366.2996427"},{"key":"11_CR49","unstructured":"Simon, T., et al.: Towards lightweight cryptographic primitives with built-in fault-detection. IACR Cryptol. ePrint Arch. 2018, 729 (2018)"},{"key":"11_CR50","unstructured":"CORPORATE SPARC International, Inc., The SPARC Architecture Manual: Version 8. Prentice-Hall Inc, Upper Saddle River (1992). ISBN 0-13-825001-4"},{"key":"11_CR51","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"303","DOI":"10.1007\/978-3-540-74735-2_21","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2007","author":"S Tillich","year":"2007","unstructured":"Tillich, S., Gro\u00dfsch\u00e4dl, J.: Power analysis resistant AES implementation with instruction set extensions. In: Paillier, P., Verbauwhede, I. (eds.) CHES 2007. LNCS, vol. 4727, pp. 303\u2013319. Springer, Heidelberg (2007). https:\/\/doi.org\/10.1007\/978-3-540-74735-2_21"},{"issue":"2","key":"11_CR52","doi-asserted-by":"publisher","first-page":"111","DOI":"10.1007\/s41635-018-0038-1","volume":"2","author":"B Yuce","year":"2018","unstructured":"Yuce, B., Schaumont, P., Witteman, M.: Fault attacks on secure embedded software: threats, design, and evaluation. J. Hardw. Syst. Secur. 2(2), 111\u2013130 (2018). https:\/\/doi.org\/10.1007\/s41635-018-0038-1","journal-title":"J. Hardw. Syst. Secur."},{"key":"11_CR53","doi-asserted-by":"publisher","unstructured":"Zussa, L., Dutertre, J.-M., Cl\u00e9di\u00e8re, J., Tria, A.: Power supply glitch induced faults on FPGA: an in-depth analysis of the injection mechanism. In: 2013 IEEE 19th International On-Line Testing Symposium (IOLTS), Chania, Crete, Greece, 8\u201310 July 2013, pp. 110\u2013115 (2013). https:\/\/doi.org\/10.1109\/IOLTS.2013.6604060","DOI":"10.1109\/IOLTS.2013.6604060"}],"container-title":["Lecture Notes in Computer Science","Constructive Side-Channel Analysis and Secure Design"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-68773-1_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,2,5]],"date-time":"2021-02-05T05:32:06Z","timestamp":1612503126000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-68773-1_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"ISBN":["9783030687724","9783030687731"],"references-count":53,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-68773-1_11","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021]]},"assertion":[{"value":"6 February 2021","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"COSADE","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Workshop on Constructive Side-Channel Analysis and Secure Design","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Lugano","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Switzerland","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2020","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"1 April 2020","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"3 April 2020","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"11","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"cosade2020","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/www.cosade.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"36","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"15","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"42% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}