{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,20]],"date-time":"2025-10-20T18:46:59Z","timestamp":1760986019285,"version":"3.40.3"},"publisher-location":"Cham","reference-count":18,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030687724"},{"type":"electronic","value":"9783030687731"}],"license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021]]},"DOI":"10.1007\/978-3-030-68773-1_13","type":"book-chapter","created":{"date-parts":[[2021,2,5]],"date-time":"2021-02-05T05:29:35Z","timestamp":1612502975000},"page":"275-290","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Integrating Side Channel Security in the FPGA Hardware Design Flow"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0840-6358","authenticated-orcid":false,"given":"Alessandro","family":"Barenghi","sequence":"first","affiliation":[]},{"given":"Matteo","family":"Brevi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8294-730X","authenticated-orcid":false,"given":"William","family":"Fornaciari","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3812-5429","authenticated-orcid":false,"given":"Gerardo","family":"Pelosi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9951-062X","authenticated-orcid":false,"given":"Davide","family":"Zoni","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,2,6]]},"reference":[{"issue":"8","key":"13_CR1","doi-asserted-by":"publisher","first-page":"1550","DOI":"10.1109\/TCAD.2019.2912924","volume":"39","author":"G Agosta","year":"2020","unstructured":"Agosta, G., Barenghi, A., Pelosi, G.: Compiler-based techniques to secure cryptographic embedded software against side channel attacks. IEEE Trans. CAD Integr. Circ. Syst. 39(8), 1550\u20131554 (2020). https:\/\/doi.org\/10.1109\/TCAD.2019.2912924","journal-title":"IEEE Trans. CAD Integr. Circ. Syst."},{"key":"13_CR2","doi-asserted-by":"publisher","unstructured":"Agosta, G., Barenghi, A., Pelosi, G., Scandale, M.: A multiple equivalent execution trace approach to secure cryptographic embedded software. In: 2014 The 51st Annual Design Automation Conference, DAC 2014, San Francisco, CA, USA, 1\u20135 June 2014, pp. 210:1\u2013210:6. ACM (2014). https:\/\/doi.org\/10.1145\/2593069.2593073","DOI":"10.1145\/2593069.2593073"},{"issue":"8","key":"13_CR3","doi-asserted-by":"publisher","first-page":"1320","DOI":"10.1109\/TCAD.2015.2430320","volume":"34","author":"G Agosta","year":"2015","unstructured":"Agosta, G., Barenghi, A., Pelosi, G., Scandale, M.: The MEET approach: securing cryptographic embedded software against side channel Attacks. IEEE Trans. CAD Integr. Circ. Syst. 34(8), 1320\u20131333 (2015). https:\/\/doi.org\/10.1109\/TCAD.2015.2430320","journal-title":"IEEE Trans. CAD Integr. Circ. Syst."},{"issue":"9","key":"13_CR4","doi-asserted-by":"publisher","first-page":"1778","DOI":"10.1109\/TCAD.2019.2926389","volume":"39","author":"A Barenghi","year":"2020","unstructured":"Barenghi, A., Fornaciari, W., Pelosi, G., Zoni, D.: Scramble suit: a profile differentiation countermeasure to prevent template attacks. IEEE Trans. CAD Integr. Circ. Syst. 39(9), 1778\u20131791 (2020). https:\/\/doi.org\/10.1109\/TCAD.2019.2926389","journal-title":"IEEE Trans. CAD Integr. Circ. Syst."},{"key":"13_CR5","doi-asserted-by":"publisher","unstructured":"Barenghi, A., Pelosi, G.: Side-channel security of superscalar CPUs: evaluating the impact of micro-architectural features. In: Proceedings of the 55th Annual Design Automation Conference, DAC 2018, San Francisco, CA, USA, 24\u201329 June 2018, pp. 120:1\u2013120:6. ACM (2018). https:\/\/doi.org\/10.1145\/3195970.3196112","DOI":"10.1145\/3195970.3196112"},{"key":"13_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"128","DOI":"10.1007\/978-3-642-21040-2_9","volume-title":"Information Security Theory and Practice. Security and Privacy of Mobile Devices in Wireless Communication","author":"A Barenghi","year":"2011","unstructured":"Barenghi, A., Pelosi, G., Teglia, Y.: Information leakage discovery techniques to enhance secure chip design. In: Ardagna, C.A., Zhou, J. (eds.) WISTP 2011. LNCS, vol. 6633, pp. 128\u2013143. Springer, Heidelberg (2011). https:\/\/doi.org\/10.1007\/978-3-642-21040-2_9"},{"issue":"2","key":"13_CR7","doi-asserted-by":"publisher","first-page":"269","DOI":"10.1007\/s00145-010-9084-8","volume":"24","author":"L Batina","year":"2010","unstructured":"Batina, L., Gierlichs, B., Prouff, E., Rivain, M., Standaert, F.-X., Veyrat-Charvillon, N.: Mutual information analysis: a comprehensive study. J. Cryptol. 24(2), 269\u2013291 (2010). https:\/\/doi.org\/10.1007\/s00145-010-9084-8","journal-title":"J. Cryptol."},{"key":"13_CR8","unstructured":"Becker, G.C., et al.: Test vector leakage assessment (TVLA) methodology in practice. In: International Cryptographic Module Conference, vol. 1001 (2013)"},{"issue":"3","key":"13_CR9","doi-asserted-by":"publisher","first-page":"492","DOI":"10.1145\/1015047.1015050","volume":"3","author":"J Coron","year":"2004","unstructured":"Coron, J., Naccache, D., Kocher, P.C.: Statistics and secret leakage. ACM Trans. Embed. Comput. Syst. 3(3), 492\u2013508 (2004). https:\/\/doi.org\/10.1145\/1015047.1015050","journal-title":"ACM Trans. Embed. Comput. Syst."},{"key":"13_CR10","unstructured":"Jullien, F., et al.: Open RISC Platform SoC (ORPSoC) Version 3 (2018). https:\/\/github.com\/openrisc"},{"key":"13_CR11","doi-asserted-by":"publisher","unstructured":"Krieg, C., Wolf, C., Jantsch, A.: Malicious LUT: a stealthy FPGA trojan injected and triggered by the design flow. In: Liu, F. (ed.) Proceedings of the 35th International Conference on Computer-Aided Design, ICCAD 2016, Austin, TX, USA, 7\u201310 November 2016, p. 43. ACM (2016). https:\/\/doi.org\/10.1145\/2966986.2967054","DOI":"10.1145\/2966986.2967054"},{"key":"13_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"205","DOI":"10.1007\/978-3-642-04138-9_15","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2009","author":"F Regazzoni","year":"2009","unstructured":"Regazzoni, F., et al.: A design flow and evaluation framework for DPA-resistant instruction set extensions. In: Clavier, C., Gaj, K. (eds.) CHES 2009. LNCS, vol. 5747, pp. 205\u2013219. Springer, Heidelberg (2009). https:\/\/doi.org\/10.1007\/978-3-642-04138-9_15"},{"issue":"1","key":"13_CR13","doi-asserted-by":"publisher","first-page":"54","DOI":"10.1109\/MSP.2018.1331033","volume":"16","author":"E Ronen","year":"2018","unstructured":"Ronen, E., Shamir, A., Weingarten, A., O\u2019Flynn, C.: IoT goes nuclear: creating a ZigBee chain reaction. IEEE Secur. Priv. 16(1), 54\u201362 (2018). https:\/\/doi.org\/10.1109\/MSP.2018.1331033","journal-title":"IEEE Secur. Priv."},{"key":"13_CR14","doi-asserted-by":"publisher","unstructured":"Shah, D., Hung, E., Wolf, C., Bazanski, S., Gisselquist, D., Milanovic, M.: Yosys+nextpnr: an open source framework from verilog to bitstream for commercial FPGAs. In: 27th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, FCCM 2019, San Diego, CA, USA, 28 April \u2013 1 May 2019, pp. 1\u20134. IEEE (2019). https:\/\/doi.org\/10.1109\/FCCM.2019.00010","DOI":"10.1109\/FCCM.2019.00010"},{"key":"13_CR15","unstructured":"Sijacic, D., Balasch, J., Yang, B., Ghosh, S., Verbauwhede, I.: Towards efficient and automated side channel evaluations at design time. In: Batina, L., K\u00fchne, U., Mentens, N. (eds.) PROOFS 2018, 7th International Workshop on Security Proofs for Embedded Systems, colocated with CHES 2018, Amsterdam, The Netherlands, 13 September 2018. Kalpa Publications in Computing, vol. 7, pp. 16\u201331. EasyChair (2018), http:\/\/www.easychair.org\/publications\/paper\/xPnF"},{"key":"13_CR16","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"65","DOI":"10.1007\/978-3-030-15462-2_5","volume-title":"Smart Card Research and Advanced Applications","author":"F-X Standaert","year":"2019","unstructured":"Standaert, F.-X.: How (not) to use Welch\u2019s T-test in side-channel security evaluations. In: Bilgin, B., Fischer, J.-B. (eds.) CARDIS 2018. LNCS, vol. 11389, pp. 65\u201379. Springer, Cham (2019). https:\/\/doi.org\/10.1007\/978-3-030-15462-2_5"},{"key":"13_CR17","unstructured":"Wolf, C.: SymbiFlow, an open source FPGA tooling for rapid innovation. https:\/\/symbiflow.github.io\/"},{"issue":"5","key":"13_CR18","doi-asserted-by":"publisher","first-page":"57:1","DOI":"10.1145\/3212719","volume":"23","author":"D Zoni","year":"2018","unstructured":"Zoni, D., Barenghi, A., Pelosi, G., Fornaciari, W.: A comprehensive side-channel information leakage analysis of an in-order RISC CPU microarchitecture. ACM Trans. Des. Autom. Electron. Syst. 23(5), 57:1\u201357:30 (2018). https:\/\/doi.org\/10.1145\/3212719","journal-title":"ACM Trans. Des. Autom. Electron. Syst."}],"container-title":["Lecture Notes in Computer Science","Constructive Side-Channel Analysis and Secure Design"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-68773-1_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,2,5]],"date-time":"2021-02-05T05:34:41Z","timestamp":1612503281000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-68773-1_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"ISBN":["9783030687724","9783030687731"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-68773-1_13","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2021]]},"assertion":[{"value":"6 February 2021","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"COSADE","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Workshop on Constructive Side-Channel Analysis and Secure Design","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Lugano","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Switzerland","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2020","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"1 April 2020","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"3 April 2020","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"11","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"cosade2020","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/www.cosade.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"36","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"15","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"42% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}