{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:29:00Z","timestamp":1763724540659,"version":"3.40.3"},"publisher-location":"Cham","reference-count":16,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030692438"},{"type":"electronic","value":"9783030692445"}],"license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021]]},"DOI":"10.1007\/978-3-030-69244-5_18","type":"book-chapter","created":{"date-parts":[[2021,2,20]],"date-time":"2021-02-20T16:36:12Z","timestamp":1613838972000},"page":"210-218","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["System-Level FPGA Routing for Logic Verification with Time-Division Multiplexing"],"prefix":"10.1007","author":[{"given":"Long","family":"Sun","sequence":"first","affiliation":[]},{"given":"Longkun","family":"Guo","sequence":"additional","affiliation":[]},{"given":"Peihuang","family":"Huang","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,2,21]]},"reference":[{"issue":"2","key":"18_CR1","doi-asserted-by":"publisher","first-page":"213","DOI":"10.1145\/77600.77615","volume":"37","author":"RK Ahuja","year":"1990","unstructured":"Ahuja, R.K., Mehlhorn, K., Orlin, J., Tarjan, R.E.: Faster algorithms for the shortest path problem. J. ACM (JACM) 37(2), 213\u2013223 (1990)","journal-title":"J. ACM (JACM)"},{"key":"18_CR2","doi-asserted-by":"crossref","unstructured":"Asaad, S., et al.: A cycle-accurate, cycle-reproducible multi-FPGA system for accelerating multi-core processor simulation. In Proceedings of the ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, pp. 153\u2013162 (2012)","DOI":"10.1145\/2145694.2145720"},{"key":"18_CR3","unstructured":"Babb, J., Tessier, R., Agarwal, A.: Virtual wires: overcoming pin limitations in FPGA-based logic emulators. In: 1993 Proceedings IEEE Workshop on FPGAs for Custom Computing Machines, pp. 142\u2013151. IEEE (1993)"},{"issue":"6","key":"18_CR4","doi-asserted-by":"publisher","first-page":"1217","DOI":"10.1109\/TCAD.2019.2894653","volume":"39","author":"G Chen","year":"2019","unstructured":"Chen, G., Young, E.F.Y.: Salt: provably good routing topology by a novel steiner shallow-light tree algorithm. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 39(6), 1217\u20131230 (2019)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"4","key":"18_CR5","doi-asserted-by":"publisher","first-page":"14","DOI":"10.1109\/MM.2003.1225959","volume":"23","author":"C Constantinescu","year":"2003","unstructured":"Constantinescu, C.: Trends and challenges in VLSI circuit reliability. IEEE Micro 23(4), 14\u201319 (2003)","journal-title":"IEEE Micro"},{"key":"18_CR6","doi-asserted-by":"crossref","unstructured":"de Vincente, J., Lanchares, J., Hermida, R.: RSR: a new rectilinear steiner minimum tree approximation for FPGA placement and global routing. In Proceedings. 24th EUROMICRO Conference (Cat. No. 98EX204), vol. 1, pp. 192\u2013195. IEEE (1998)","DOI":"10.1109\/EURMIC.1998.711797"},{"key":"18_CR7","unstructured":"Graham, P.S.: Logical hardware debuggers for FPGA-based systems. PhD thesis, Citeseer (2001)"},{"key":"18_CR8","doi-asserted-by":"crossref","unstructured":"Hung, W.N.N., Sun, R.: Challenges in large FPGA-based logic emulation systems. In Proceedings of the 2018 International Symposium on Physical Design, pp. 26\u201333 (2018)","DOI":"10.1145\/3177540.3177542"},{"key":"18_CR9","doi-asserted-by":"crossref","unstructured":"Inagi, M., Takashima, Y., Nakamura, Y.: Globally optimal time-multiplexing in inter-FPGA connections for accelerating multi-FPGA systems. In: 2009 International Conference on Field Programmable Logic and Applications (2009)","DOI":"10.1109\/FPL.2009.5272309"},{"key":"18_CR10","doi-asserted-by":"publisher","first-page":"81","DOI":"10.2197\/ipsjtsldm.3.81","volume":"3","author":"M Inagi","year":"2010","unstructured":"Inagi, M., Takashima, Y., Nakamura, Y.: Globally optimal time-multiplexing of inter-FPGA connections for multi-FPGA prototyping systems. IPSJ Trans. Syst. LSI Des. Methodol. 3, 81\u201390 (2010)","journal-title":"IPSJ Trans. Syst. LSI Des. Methodol."},{"key":"18_CR11","unstructured":"Inagi, M., Takashima, Y., Nakamura, Y., Takahashi, A.: ILP-based optimization of time-multiplexed i\/o assignment for multi-FPGA systems. In: 2008 IEEE International Symposium on Circuits and Systems, pp. 1800\u20131803. IEEE (2008)"},{"issue":"12","key":"18_CR12","doi-asserted-by":"publisher","first-page":"3539","DOI":"10.1093\/ietfec\/e91-a.12.3539","volume":"91","author":"M Inagi","year":"2008","unstructured":"Inagi, M., Takashima, Y., Nakamura, Y., Takahashi, A.: Optimal time-multiplexing in inter-FPGA connections for accelerating multi-FPGA prototyping systems. IEICE Trans. Fund. Electron. Commun. Comput. Sci. 91(12), 3539\u20133547 (2008)","journal-title":"IEICE Trans. Fund. Electron. Commun. Comput. Sci."},{"key":"18_CR13","doi-asserted-by":"crossref","unstructured":"Pui, C.-W., Wu, G., Mang, F.Y.C., Young, E.F.Y.: An analytical approach for time-division multiplexing optimization in multi-FPGA based systems. In: 2019 ACM\/IEEE International Workshop on System Level Interconnect Prediction (SLIP), pp. 1\u20138. IEEE (2019)","DOI":"10.1109\/SLIP.2019.8771330"},{"key":"18_CR14","doi-asserted-by":"crossref","unstructured":"Schelle, G., et al.: Intel nehalem processor core made FPGA synthesizable. In Proceedings of the 18th Annual ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, pp. 3\u201312 (2010)","DOI":"10.1145\/1723112.1723116"},{"issue":"4","key":"18_CR15","doi-asserted-by":"publisher","first-page":"2166","DOI":"10.1109\/TII.2014.2361656","volume":"10","author":"W Wang","year":"2014","unstructured":"Wang, W., Shen, Z., Dinavahi, V.: Physics-based device-level power electronic circuit hardware emulation on FPGA. IEEE Trans. Industr. Inf. 10(4), 2166\u20132179 (2014)","journal-title":"IEEE Trans. Industr. Inf."},{"key":"18_CR16","unstructured":"Lai, H.-H., Su, Y.-H., Huang, E., Zhao, Y.-C.: 2019 CAD contest at ICCAD on system-level FPGA routing with timing division multiplexing technique (2019)"}],"container-title":["Lecture Notes in Computer Science","Parallel and Distributed Computing, Applications and Technologies"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-69244-5_18","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,24]],"date-time":"2024-08-24T15:07:11Z","timestamp":1724512031000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-69244-5_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"ISBN":["9783030692438","9783030692445"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-69244-5_18","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2021]]},"assertion":[{"value":"21 February 2021","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"PDCAT","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Parallel and Distributed Computing: Applications and Technologies","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Shenzhen","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"China","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2020","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 December 2020","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 December 2020","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"21","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"pdcat2020","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/hpcc.siat.ac.cn\/meeting\/pdcat-paap2020\/index.html","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"OCS","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"109","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"34","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"31% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"6","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}