{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T02:52:42Z","timestamp":1743130362726,"version":"3.40.3"},"publisher-location":"Cham","reference-count":23,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030711863"},{"type":"electronic","value":"9783030711870"}],"license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021]]},"DOI":"10.1007\/978-3-030-71187-0_39","type":"book-chapter","created":{"date-parts":[[2021,6,2]],"date-time":"2021-06-02T05:04:54Z","timestamp":1622610294000},"page":"425-434","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A-Part: Top-Down Clustering Approach for Mesh of Clusters FPGA"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0770-1419","authenticated-orcid":false,"given":"Khouloud","family":"Bouaziz","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sonda","family":"Chtourou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zied","family":"Marrakchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abdulfattah M.","family":"Obeid","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohamed","family":"Abid","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,6,3]]},"reference":[{"key":"39_CR1","unstructured":"ABC a system for sequential synthesis and verification. http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc\/. Accessed 07 Feb 2019"},{"key":"39_CR2","doi-asserted-by":"crossref","unstructured":"Ahmed, E., Rose, J.: The effect of LUT and cluster size on deep-submicron FPGA performance and density. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 12(3), 288\u2013298 (2004)","DOI":"10.1109\/TVLSI.2004.824300"},{"key":"39_CR3","unstructured":"Betz, V., Rose, J.: Cluster-based logic blocks for FPGAs: area-efficiency vs. input sharing and size. In: Custom Integrated Circuits Conference, 1997, Proceedings of the IEEE 1997, pp. 551\u2013554. IEEE (1997)"},{"key":"39_CR4","unstructured":"Betz, V., Rose, J., Marquardt, A.: Architecture and CAD for Deep-Submicron FPGAs, vol.\u00a0497. Springer Science & Business Media, Berlin (2012)"},{"key":"39_CR5","doi-asserted-by":"crossref","unstructured":"Bouaziz, K., Chtourou, S., Marrakchi, Z., Abid, M., Obeid, A.: Exploration of clustering algorithms effects on mesh of clusters based FPGA architecture performance. In: 2019 International Conference on High Performance Computing & Simulation (HPCS), pp. 658\u2013665. IEEE (2019)","DOI":"10.1109\/HPCS48598.2019.9188138"},{"key":"39_CR6","doi-asserted-by":"crossref","unstructured":"Chtourou, S., Marrakchi, Z., Pangracious, V., Amouri, E., Mehrez, H., Abid, M.: Mesh of clusters FPGA architectures: exploration methodology and interconnect optimization. In: International Symposium on Applied Reconfigurable Computing, pp. 411\u2013418. Springer, Cham (2015)","DOI":"10.1007\/978-3-319-16214-0_37"},{"key":"39_CR7","volume-title":"Introduction to Algorithms","author":"TH Cormen","year":"2009","unstructured":"Cormen, T.H., Leiserson, C.E., Rivest, R.L., Stein, C.: Introduction to Algorithms. MIT Press, Cambridge (2009)"},{"key":"39_CR8","doi-asserted-by":"crossref","unstructured":"Fiduccia, C.M., Mattheyses, R.M.: A linear-time heuristic for improving network partitions. In: 19th Design Automation Conference, pp. 175\u2013181. IEEE (1982)","DOI":"10.1109\/DAC.1982.1585498"},{"key":"39_CR9","doi-asserted-by":"crossref","unstructured":"Goeders, J.B., Wilton, S.J.: Versapower: power estimation for diverse FPGA architectures. In: Field-Programmable Technology (FPT), 2012 International Conference on, pp. 229\u2013234. IEEE (2012)","DOI":"10.1109\/FPT.2012.6412139"},{"key":"39_CR10","unstructured":"IWLS, B.: IWLS benchmarks. http:\/\/iwls.org\/iwls2005\/benchmarks.html"},{"key":"39_CR11","doi-asserted-by":"crossref","unstructured":"Jamieson, P., Kent, K.B., Gharibian, F., Shannon, L.: Odin II - an open-source verilog HDL synthesis tool for CAD research. In: Field-Programmable Custom Computing Machines (FCCM), 2010 18th IEEE Annual International Symposium on, pp. 149\u2013156. IEEE (2010)","DOI":"10.1109\/FCCM.2010.31"},{"issue":"3","key":"39_CR12","doi-asserted-by":"publisher","first-page":"285","DOI":"10.1155\/2000\/19436","volume":"11","author":"G Karypis","year":"2000","unstructured":"Karypis, G., Kumar, V.: Multilevel k-way hypergraph partitioning. VLSI Design 11(3), 285\u2013300 (2000)","journal-title":"VLSI Design"},{"issue":"2","key":"39_CR13","doi-asserted-by":"publisher","first-page":"203","DOI":"10.1109\/TCAD.2006.884574","volume":"26","author":"I Kuon","year":"2007","unstructured":"Kuon, I., Rose, J.: Measuring the gap between FPGAs and ASICs. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 26(2), 203\u2013215 (2007)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"39_CR14","doi-asserted-by":"crossref","unstructured":"Lamoureux, J., Wilton, S.J.: Activity estimation for field-programmable gate arrays. In: Field Programmable Logic and Applications, 2006. FPL\u201906. International Conference on, pp.\u00a01\u20138. IEEE (2006)","DOI":"10.1109\/FPL.2006.311199"},{"key":"39_CR15","doi-asserted-by":"crossref","unstructured":"Lamoureux, J., Wilton, S.J.: FPGA clock network architecture: flexibility vs. area and power. In: Proceedings of the 2006 ACM\/SIGDA 14th International Symposium on Field Programmable Gate Arrays, pp. 101\u2013108. ACM (2006)","DOI":"10.1145\/1117201.1117216"},{"key":"39_CR16","doi-asserted-by":"crossref","unstructured":"Marquardt, A.S., Betz, V., Rose, J.: Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density. In: Proceedings of the 1999 ACM\/SIGDA Seventh International Symposium on Field Programmable Gate Arrays, pp. 37\u201346. ACM (1999)","DOI":"10.1145\/296399.296426"},{"key":"39_CR17","doi-asserted-by":"publisher","first-page":"6","DOI":"10.1155\/2009\/259837","volume":"2009","author":"Z Marrakchi","year":"2009","unstructured":"Marrakchi, Z., Mrabet, H., Farooq, U., Mehrez, H.: FPGA interconnect topologies exploration. Int. J. Reconfigurable Comput. 2009, 6 (2009)","journal-title":"Int. J. Reconfigurable Comput."},{"key":"39_CR18","doi-asserted-by":"crossref","unstructured":"McMurchie, L., Ebeling, C.: Pathfinder: a negotiation-based performance-driven router for FPGAs. In: Reconfigurable Computing, pp. 365\u2013381. Elsevier (2008)","DOI":"10.1016\/B978-012370522-8.50024-8"},{"key":"39_CR19","doi-asserted-by":"crossref","unstructured":"Rajavel, S.T., Akoglu, A.: Mo-pack: many-objective clustering for FPGA CAD. In: 2011 48th ACM\/EDAC\/IEEE Design Automation Conference (DAC), pp. 818\u2013823. IEEE (2011)","DOI":"10.1145\/2024724.2024908"},{"issue":"4","key":"39_CR20","doi-asserted-by":"publisher","first-page":"643","DOI":"10.1145\/605440.605448","volume":"7","author":"A Singh","year":"2002","unstructured":"Singh, A., Parthasarathy, G., Marek-Sadowska, M.: Efficient circuit clustering for area and power reduction in FPGAs. ACM Trans. Des. Autom. Electr. Syst. (TODAES) 7(4), 643\u2013663 (2002)","journal-title":"ACM Trans. Des. Autom. Electr. Syst. (TODAES)"},{"key":"39_CR21","doi-asserted-by":"crossref","unstructured":"Wang, Y., Trefzer, M.A., Bale, S.J., Walker, J.A., Tyrrell, A.M.: A novel multi-objective optimisation algorithm for routability and timing driven circuit clustering on FPGAs. IET Computers and Digital Techniques (2018)","DOI":"10.1049\/iet-cdt.2018.5115"},{"key":"39_CR22","volume-title":"CMOS VLSI Design: A Circuits and Systems Perspective","author":"NH Weste","year":"2015","unstructured":"Weste, N.H., Harris, D.: CMOS VLSI Design: A Circuits and Systems Perspective. Pearson Education India, New Delhi (2015)"},{"key":"39_CR23","unstructured":"Yang, S.: Logic synthesis and optimization benchmarks version 3.0. Technical Report, Microelectronics Centre of North Carolina (1991)"}],"container-title":["Advances in Intelligent Systems and Computing","Intelligent Systems Design and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-71187-0_39","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,2]],"date-time":"2021-06-02T05:15:47Z","timestamp":1622610947000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-71187-0_39"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"ISBN":["9783030711863","9783030711870"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-71187-0_39","relation":{},"ISSN":["2194-5357","2194-5365"],"issn-type":[{"type":"print","value":"2194-5357"},{"type":"electronic","value":"2194-5365"}],"subject":[],"published":{"date-parts":[[2021]]},"assertion":[{"value":"3 June 2021","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ISDA","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Intelligent Systems Design and Applications","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2020","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"12 December 2020","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"15 December 2020","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"isda2020","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/www.mirlabs.net\/isda20\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}