{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,21]],"date-time":"2026-07-21T06:31:31Z","timestamp":1784615491245,"version":"3.55.0"},"publisher-location":"Cham","reference-count":43,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783030718510","type":"print"},{"value":"9783030718527","type":"electronic"}],"license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021]]},"DOI":"10.1007\/978-3-030-71852-7_15","type":"book-chapter","created":{"date-parts":[[2021,3,12]],"date-time":"2021-03-12T07:02:45Z","timestamp":1615532565000},"page":"221-243","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["E-SGX: Effective Cache Side-Channel Protection for Intel SGX on Untrusted OS"],"prefix":"10.1007","author":[{"given":"Fan","family":"Lang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Huorong","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wei","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jingqiang","family":"Lin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fengwei","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wuqiong","family":"Pan","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qiongxiao","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2021,3,13]]},"reference":[{"key":"15_CR1","unstructured":"cpufreqd. http:\/\/manpages.ubuntu.com\/manpages\/precise\/man8\/cpufreqd.8.html"},{"key":"15_CR2","unstructured":"CrossTalk. http:\/\/cve.mitre.org\/cgi-bin\/cvename.cgi?name=CVE-2020-0543"},{"key":"15_CR3","unstructured":"mbed TLS. https:\/\/tls.mbed.org"},{"key":"15_CR4","unstructured":"Nginx. http:\/\/nginx.org"},{"key":"15_CR5","unstructured":"SGX SDK. https:\/\/software.intel.com\/en-us\/sgx-sdk"},{"key":"15_CR6","unstructured":"Anati, I., Gueron, S., Johnson, S., Scarlata, V.: Innovative technology for CPU based attestation and sealing. In: Proceedings of the 2nd International Workshop on Hardware and Architectural Support for Security and Privacy, vol. 13 (2013)"},{"key":"15_CR7","unstructured":"Brasser, F., et al.: DR.SGX: hardening SGX enclaves against cache attacks with data location randomization. CoRR abs\/1709.09917 (2017), http:\/\/arxiv.org\/abs\/1709.09917"},{"key":"15_CR8","unstructured":"Brasser, F., M\u00fcller, U., Dmitrienko, A., Kostiainen, K., Capkun, S., Sadeghi, A.R.: Software grand exposure: SGX cache attacks are practical. arXiv preprint arXiv:1702.07521, p. 33 (2017)"},{"key":"15_CR9","unstructured":"Bulck, J.V., et al.: Foreshadow: extracting the keys to the intel SGX kingdom with transient out-of-order execution. In: 27th USENIX Security Symposium, USENIX Security 2018, Baltimore, MD, USA, August 15\u201317, 2018, pp. 991\u20131008 (2018). https:\/\/www.usenix.org\/conference\/usenixsecurity18\/presentation\/bulck"},{"key":"15_CR10","doi-asserted-by":"publisher","unstructured":"Canella, C., et al.: Fallout: leaking data on meltdown-resistant cpus. In: Cavallaro, L., Kinder, J., Wang, X., Katz, J. (eds.) Proceedings of the 2019 ACM SIGSAC Conference on Computer and Communications Security, CCS 2019, London, UK, November 11\u201315, 2019. pp. 769\u2013784. ACM (2019). https:\/\/doi.org\/10.1145\/3319535.3363219","DOI":"10.1145\/3319535.3363219"},{"key":"15_CR11","doi-asserted-by":"publisher","unstructured":"Chen, G., et al.: Racing in hyperspace: closing hyper-threading side channels on SGX with contrived data races. In: 2018 IEEE Symposium on Security and Privacy (SP). IEEE Computer Society, Los Alamitos, CA, USA (2018). https:\/\/doi.org\/10.1109\/SP.2018.00024","DOI":"10.1109\/SP.2018.00024"},{"key":"15_CR12","unstructured":"Chen, G., Chen, S., Xiao, Y., Zhang, Y., Lin, Z., Lai, T.H.: SGXPECTRE Attacks: Leaking Enclave Secrets via Speculative Execution. arXiv preprint arXiv:1802.09085 (2018)"},{"key":"15_CR13","doi-asserted-by":"crossref","unstructured":"Chen, S., Zhang, X., Reiter, M.K., Zhang, Y.: Detecting privileged side-channel attacks in shielded execution with D\u00e9j\u00e1 Vu. In: Proceedings of the 2017 ACM on Asia Conference on Computer and Communications Security, pp. 7\u201318. ACM (2017)","DOI":"10.1145\/3052973.3053007"},{"key":"15_CR14","first-page":"86","volume":"2016","author":"V Costan","year":"2016","unstructured":"Costan, V., Devadas, S.: Intel SGX Explained. IACR Cryptology ePrint Archive 2016, 86 (2016)","journal-title":"IACR Cryptology ePrint Archive"},{"key":"15_CR15","doi-asserted-by":"crossref","unstructured":"Crane, S., Homescu, A., Brunthaler, S., Larsen, P., Franz, M.: Thwarting cache side-channel attacks through dynamic software diversity. In: NDSS, pp. 8\u201311 (2015)","DOI":"10.14722\/ndss.2015.23264"},{"key":"15_CR16","unstructured":"Disselkoen, C., Kohlbrenner, D., Porter, L., Tullsen, D.M.: Prime+abort: A timer-free high-precision L3 cache attack using intel TSX. In: 26th USENIX Security Symposium, USENIX Security 2017, Vancouver, BC, Canada, August 16\u201318, 2017. pp. 51\u201367 (2017). https:\/\/www.usenix.org\/conference\/usenixsecurity17\/technical-sessions\/presentation\/disselkoen"},{"key":"15_CR17","doi-asserted-by":"publisher","unstructured":"Goldreich, O., Ostrovsky, R.: Software protection and simulation on oblivious rams. J. ACM 43(3), 431\u2013473 (1996). https:\/\/doi.org\/10.1145\/233551.233553","DOI":"10.1145\/233551.233553"},{"key":"15_CR18","unstructured":"Gruss, D., Lettner, J., Schuster, F., Ohrimenko, O., Haller, I., Costa, M.: Strong and efficient cache side-channel protection using hardware transactional memory. In: USENIX Security Symposium (2017)"},{"key":"15_CR19","doi-asserted-by":"publisher","unstructured":"Gruss, D., Maurice, C., Wagner, K., Mangard, S.: Flush+flush: a fast and stealthy cache attack. In: Detection of Intrusions and Malware, and Vulnerability Assessment - 13th International Conference, DIMVA 2016, San Sebasti\u00e1n, Spain, July 7\u20138, 2016, Proceedings, pp. 279\u2013299 (2016). https:\/\/doi.org\/10.1007\/978-3-319-40667-1_14","DOI":"10.1007\/978-3-319-40667-1_14"},{"key":"15_CR20","doi-asserted-by":"crossref","unstructured":"G\u00f6tzfried, J., Eckert, M., Schinzel, S., M\u00fcller, T.: Cache attacks on intel SGX (2017)","DOI":"10.1145\/3065913.3065915"},{"key":"15_CR21","doi-asserted-by":"crossref","unstructured":"Hoekstra, M., Lal, R., Pappachan, P., Phegade, V., Del Cuvillo, J.: Using innovative instructions to create trustworthy software solutions, p. 11 (2013)","DOI":"10.1145\/2487726.2488370"},{"key":"15_CR22","unstructured":"Intel: Intel Software Guard Extensions Programming Reference, October 2014, reference no. 329298\u2013002US"},{"issue":"1","key":"15_CR23","doi-asserted-by":"publisher","first-page":"57","DOI":"10.1023\/A:1008208521515","volume":"14","author":"CK Koc","year":"1998","unstructured":"Koc, C.K., Acar, T.: Montgomery multiplication in GF (2k). Designs, Codes and Cryptography 14(1), 57\u201369 (1998)","journal-title":"Designs, Codes and Cryptography"},{"key":"15_CR24","doi-asserted-by":"crossref","unstructured":"Kocher, P., et al.: Spectre Attacks: Exploiting Speculative Execution. ArXiv e-prints (2018)","DOI":"10.1109\/SP.2019.00002"},{"key":"15_CR25","doi-asserted-by":"crossref","unstructured":"Kuvaiskii, D., et al.: SGXBOUNDS: Memory safety for shielded execution. In: Proceedings of the Twelfth European Conference on Computer Systems, pp. 205\u2013221. ACM (2017)","DOI":"10.1145\/3064176.3064192"},{"key":"15_CR26","unstructured":"Lipp, M., et al.: Meltdown. ArXiv e-prints (2018)"},{"key":"15_CR27","doi-asserted-by":"publisher","unstructured":"Liu, F., Yarom, Y., Ge, Q., Heiser, G., Lee, R.B.: Last-level cache side-channel attacks are practical. In: 2015 IEEE Symposium on Security and Privacy (SP), pp. 605\u2013622. IEEE Computer Society, Los Alamitos, CA, USA (may 2015). https:\/\/doi.org\/10.1109\/SP.2015.43, https:\/\/doi.ieeecomputersociety.org\/10.1109\/SP.2015.43","DOI":"10.1109\/SP.2015.43"},{"key":"15_CR28","unstructured":"Marshall, A., Howard, M.: Security best practices for developing windows azure applications (2010)"},{"key":"15_CR29","doi-asserted-by":"crossref","unstructured":"McKeen, F., et al.: Innovative instructions and software model for isolated execution. HASP@ ISCA 10 (2013)","DOI":"10.1145\/2487726.2488368"},{"key":"15_CR30","doi-asserted-by":"crossref","unstructured":"Moghimi, A., Irazoqui, G., Eisenbarth, T.: Cachezoom: how SGX amplifies the power of cache attacks (2017)","DOI":"10.1007\/978-3-319-66787-4_4"},{"key":"15_CR31","unstructured":"Oleksenko, O., Trach, B., Krahn, R., Silberstein, M., Fetzer, C.: Varys: protecting SGX enclaves from practical side-channel attacks. In: 2018 USENIX Annual Technical Conference, USENIX ATC 2018, Boston, MA, USA, July 11\u201313, 2018, pp. 227\u2013240 (2018). https:\/\/www.usenix.org\/conference\/atc18\/presentation\/oleksenko"},{"key":"15_CR32","doi-asserted-by":"publisher","unstructured":"Osvik, D.A., Shamir, A., Tromer, E.: Cache attacks and countermeasures: the case of AES. In: Topics in Cryptology - CT-RSA 2006, The Cryptographers\u2019 Track at the RSA Conference 2006, San Jose, CA, USA, February 13\u201317, 2006, Proceedings. pp. 1\u201320 (2006). https:\/\/doi.org\/10.1007\/11605805_1","DOI":"10.1007\/11605805_1"},{"key":"15_CR33","unstructured":"Rajwar, R., Dixon, M.: Intel transactional synchronization extensions. In: Intel Developer Forum San Francisco, vol. 2012 (2012)"},{"key":"15_CR34","unstructured":"Rane, A., Lin, C., Tiwari, M.: Raccoon: closing digital side-channels through obfuscated execution. In: 24th USENIX Security Symposium, USENIX Security 15, Washington, D.C., USA, August 12\u201314, 2015, pp. 431\u2013446 (2015). https:\/\/www.usenix.org\/conference\/usenixsecurity15\/technical-sessions\/presentation\/rane"},{"key":"15_CR35","unstructured":"van Schaik, S., Kwong, A., Genkin, D., Yarom, Y.: Sgaxe: How sgx fails in practice (2020). http:\/\/cacheoutattack.com\/files\/SGAxe.pdf"},{"key":"15_CR36","doi-asserted-by":"publisher","unstructured":"van Schaik, S., et al.: RIDL: rogue in-flight data load. In: 2019 IEEE Symposium on Security and Privacy, SP 2019, San Francisco, CA, USA, May 19\u201323, 2019, pp. 88\u2013105. IEEE (2019). https:\/\/doi.org\/10.1109\/SP.2019.00087","DOI":"10.1109\/SP.2019.00087"},{"key":"15_CR37","doi-asserted-by":"publisher","unstructured":"Schwarz, M., et al.: Zombieload: cross-privilege-boundary data sampling. In: Cavallaro, L., Kinder, J., Wang, X., Katz, J. (eds.) Proceedings of the 2019 ACM SIGSAC Conference on Computer and Communications Security, CCS 2019, London, UK, November 11\u201315, 2019, pp. 753\u2013768. ACM (2019). https:\/\/doi.org\/10.1145\/3319535.3354252","DOI":"10.1145\/3319535.3354252"},{"key":"15_CR38","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1007\/978-3-319-60876-1_1","volume-title":"Detection of Intrusions and Malware, and Vulnerability Assessment","author":"M Schwarz","year":"2017","unstructured":"Schwarz, M., Weiser, S., Gruss, D., Maurice, C., Mangard, S.: Malware guard extension: using SGX to conceal cache attacks. In: Polychronakis, M., Meier, M. (eds.) DIMVA 2017. LNCS, vol. 10327, pp. 3\u201324. Springer, Cham (2017). https:\/\/doi.org\/10.1007\/978-3-319-60876-1_1"},{"key":"15_CR39","doi-asserted-by":"crossref","unstructured":"Seo, J., et al.: SGX-shield: enabling address space layout randomization for SGX programs. In: Proceedings of the 2017 Annual Network and Distributed System Security Symposium (NDSS), San Diego, CA (2017)","DOI":"10.14722\/ndss.2017.23037"},{"key":"15_CR40","doi-asserted-by":"crossref","unstructured":"Shih, M.W., Lee, S., Kim, T., Peinado, M.: T-SGX: eradicating controlled-channel attacks against enclave programs. In: Proceedings of the 2017 Annual Network and Distributed System Security Symposium (NDSS), San Diego, CA (2017)","DOI":"10.14722\/ndss.2017.23193"},{"issue":"1","key":"15_CR41","doi-asserted-by":"publisher","first-page":"37","DOI":"10.1007\/s00145-009-9049-y","volume":"23","author":"E Tromer","year":"2010","unstructured":"Tromer, E., Osvik, D.A., Shamir, A.: Efficient cache attacks on AES, and countermeasures. J. Cryptol. 23(1), 37\u201371 (2010)","journal-title":"J. Cryptol."},{"key":"15_CR42","doi-asserted-by":"crossref","unstructured":"Wang, W., Chen, G., Pan, X., Zhang, Y., Wang, X.: Leaky cauldron on the dark land: understanding memory side-channel hazards in SGX. In: the 2017 ACM SIGSAC Conference (2017)","DOI":"10.1145\/3133956.3134038"},{"key":"15_CR43","unstructured":"Yarom, Y., Falkner, K.: Flush+reload: a high resolution, low noise, l3 cache side-channel attack. In: Usenix Conference on Security Symposium (2014)"}],"container-title":["Lecture Notes in Computer Science","Information Security and Cryptology"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-71852-7_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,3,12]],"date-time":"2021-03-12T07:07:07Z","timestamp":1615532827000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-030-71852-7_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"ISBN":["9783030718510","9783030718527"],"references-count":43,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-71852-7_15","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021]]},"assertion":[{"value":"13 March 2021","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"Inscrypt","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Information Security and Cryptology","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Guangzhou","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"China","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2020","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"11 December 2020","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"14 December 2020","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"cisc2020","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"79","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"24","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"8","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"30% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"6","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}