{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T15:34:05Z","timestamp":1743003245398,"version":"3.40.3"},"publisher-location":"Cham","reference-count":22,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030758356"},{"type":"electronic","value":"9783030758363"}],"license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021]]},"DOI":"10.1007\/978-3-030-75836-3_3","type":"book-chapter","created":{"date-parts":[[2021,5,4]],"date-time":"2021-05-04T11:05:55Z","timestamp":1620126355000},"page":"37-49","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Comparison of HPC Architectures for Computing All-Pairs Shortest Paths. Intel Xeon Phi KNL vs NVIDIA Pascal"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6937-3943","authenticated-orcid":false,"given":"Manuel","family":"Costanzo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6736-7358","authenticated-orcid":false,"given":"Enzo","family":"Rucci","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ulises","family":"Costi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8857-6343","authenticated-orcid":false,"given":"Franco","family":"Chichizola","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9127-3212","authenticated-orcid":false,"given":"Marcelo","family":"Naiouf","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,5,5]]},"reference":[{"key":"3_CR1","unstructured":"Codreanu, V., Rodr\u00edguez, J., Saastad, O.W.: Best practice guide - knights landing (2017). https:\/\/bit.ly\/2CEolbR"},{"key":"3_CR2","unstructured":"Costanzo, M., Rucci, E., Costi, U., Chichizola, F., Naiouf, M.: Comparaci\u00f3n de Arquitecturas HPC para Computar Caminos M\u00ednimos en Grafos. Intel Xeon Phi KNL vs NVIDIA Pascal. In: Actas del XXVI Congreso Argentino de Ciencias de la Computaci\u00f3n (CACIC 2020), pp. 82\u201392 (2020)"},{"key":"3_CR3","doi-asserted-by":"crossref","unstructured":"Deng, L., Bai, H., Zhao, D., Wang, F.: Kepler GPU vs. Xeon phi: performance case study with a high-order CFD application. In: 2015 IEEE International Conference on Computer and Communications (ICCC), pp. 87\u201394 (2015)","DOI":"10.1109\/CompComm.2015.7387546"},{"key":"3_CR4","doi-asserted-by":"publisher","unstructured":"Deveci, M., Trott, C., Rajamanickam, S.: Multithreaded sparse matrix-matrix multiplication for many-core and GPU architectures. Parallel Comput. 78, 33\u201346 (2018). https:\/\/doi.org\/10.1016\/j.parco.2018.06.009. http:\/\/www.sciencedirect.com\/science\/article\/pii\/S0167819118301923","DOI":"10.1016\/j.parco.2018.06.009"},{"issue":"2","key":"3_CR5","doi-asserted-by":"publisher","first-page":"7","DOI":"10.1109\/MM.2017.37","volume":"37","author":"D Foley","year":"2017","unstructured":"Foley, D., Danskin, J.: Ultra-performance pascal GPU and NVLINK interconnect. IEEE Micro 37(2), 7\u201317 (2017)","journal-title":"IEEE Micro"},{"key":"3_CR6","doi-asserted-by":"publisher","first-page":"1162","DOI":"10.1016\/j.future.2018.04.073","volume":"108","author":"NA Gawande","year":"2020","unstructured":"Gawande, N.A., Daily, J.A., Siegel, C., Tallent, N.R., Vishnu, A.: Scaling deep learning workloads: Nvidia DGX-1\/pascal and intel knights landing. Futur. Gener. Comput. Syst. 108, 1162\u20131172 (2020)","journal-title":"Futur. Gener. Comput. Syst."},{"key":"3_CR7","doi-asserted-by":"crossref","unstructured":"Giefers, H., Staar, P., Bekas, C., Hagleitner, C.: Analyzing the energy-efficiency of sparse matrix multiplication on heterogeneous systems: a comparative study of GPU, Xeon Phi and FPGA. In: 2016 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp. 46\u201356 (2016)","DOI":"10.1109\/ISPASS.2016.7482073"},{"key":"3_CR8","doi-asserted-by":"publisher","unstructured":"Hashemi, S., Anthony, N., Tann, H., Bahar, R.I., Reda, S.: Understanding the impact of precision quantization on the accuracy and energy of neural networks. In: Design, Automation Test in Europe Conference Exhibition (DATE), pp. 1474\u20131479 (2017). https:\/\/doi.org\/10.23919\/DATE.2017.7927224","DOI":"10.23919\/DATE.2017.7927224"},{"key":"3_CR9","doi-asserted-by":"publisher","unstructured":"Igual, F.D., Garc\u00eda, C., Botella, G., Pi\u00f1uel, L., Prieto-Mat\u00edas, M., Tirado, F.: Non-negative matrix factorization on low-power architectures and accelerators. Comput. Electr. Eng. 46(C), 139\u2013156 (2015). https:\/\/doi.org\/10.1016\/j.compeleceng.2015.03.035","DOI":"10.1016\/j.compeleceng.2015.03.035"},{"key":"3_CR10","unstructured":"Katz, G.J., Kider, Jr, J.T.: All-pairs shortest-paths for large graphs on the GPU. In: Proceedings of the 23rd ACM SIGGRAPH\/EUROGRAPHICS Symposium on Graphics Hardware, GH 2008, pp. 47\u201355. Eurographics Association, Aire-la-Ville (2008)"},{"key":"3_CR11","unstructured":"Lund, B.D., Smith, J.W.: A multi-stage CUDA kernel for Floyd-Warshall. CoRR abs\/1001.4108 (2010). http:\/\/arxiv.org\/abs\/1001.4108"},{"key":"3_CR12","unstructured":"Morgan, T.P.: The end of Xeon Phi - It\u2019s Xeon and Maybe GPUs from here (2018). https:\/\/www.green500.org\/"},{"key":"3_CR13","unstructured":"NVIDIA: NVIDIA Tesla P100. https:\/\/bit.ly\/2Ozrrk1"},{"key":"3_CR14","volume-title":"Intel Xeon Phi Processor High Performance Programming Knights","author":"J Reinders","year":"2016","unstructured":"Reinders, J., Jeffers, J., Sodani, A.: Intel Xeon Phi Processor High Performance Programming Knights, Landing edn. Morgan Kaufmann Publishers Inc., Boston (2016)","edition":"Landing"},{"issue":"13","key":"3_CR15","doi-asserted-by":"publisher","first-page":"e5072","DOI":"10.1002\/cpe.5072","volume":"31","author":"F Roberts\u00e9n","year":"2019","unstructured":"Roberts\u00e9n, F., Mattila, K., Westerholm, J.: High-performance SIMD implementation of the lattice-Boltzmann method on the Xeon Phi processor. Concurr. Comput. Pract. Exp. 31(13), e5072 (2019). https:\/\/doi.org\/10.1002\/cpe.5072","journal-title":"Concurr. Comput. Pract. Exp."},{"key":"3_CR16","series-title":"Communications in Computer and Information Science","doi-asserted-by":"publisher","first-page":"47","DOI":"10.1007\/978-3-319-75214-3_5","volume-title":"Computer Science \u2013 CACIC 2017","author":"E Rucci","year":"2018","unstructured":"Rucci, E., De Giusti, A., Naiouf, M.: Blocked all-pairs shortest paths algorithm on Intel Xeon Phi KNL processor: a case study. In: De Giusti, A.E. (ed.) CACIC 2017. CCIS, vol. 790, pp. 47\u201357. Springer, Cham (2018). https:\/\/doi.org\/10.1007\/978-3-319-75214-3_5"},{"issue":"5","key":"3_CR17","doi-asserted-by":"publisher","first-page":"96","DOI":"10.1186\/s12918-018-0614-6","volume":"12","author":"E Rucci","year":"2018","unstructured":"Rucci, E., Garcia, C., Botella, G., De Giusti, A., Naiouf, M., Prieto-Matias, M.: SWIFOLD: Smith-Waterman implementation on FPGA with OpenCL for long DNA sequences. BMC Syst. Biol. 12(5), 96 (2018). https:\/\/doi.org\/10.1186\/s12918-018-0614-6","journal-title":"BMC Syst. Biol."},{"key":"3_CR18","doi-asserted-by":"publisher","unstructured":"Sakamoto, R., Kondo, M., Fujita, K., Ichimura, T., Nakajima, K.: The effectiveness of low-precision floating arithmetic on numerical codes: a case study on power consumption. In: Proceedings of the International Conference on High Performance Computing in Asia-Pacific Region, HPCAsia2020, pp. 199\u2013206. Association for Computing Machinery, New York (2020). https:\/\/doi.org\/10.1145\/3368474.3368492","DOI":"10.1145\/3368474.3368492"},{"key":"3_CR19","doi-asserted-by":"crossref","unstructured":"Scheidegger, S., Mikushin, D., Kubler, F., Schenk, O.: Rethinking large-scale economic modeling for efficiency: optimizations for GPU and Xeon Phi clusters. In: 2018 IEEE International Parallel and Distributed Processing Symposium (IPDPS), pp. 610\u2013619 (2018)","DOI":"10.1109\/IPDPS.2018.00070"},{"key":"3_CR20","unstructured":"Trader, T.: Requiem for a Phi: knights landing discontinued (2018). https:\/\/www.hpcwire.com\/2018\/07\/25\/end-of-the-road-for-knights-landing-phi"},{"key":"3_CR21","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"419","DOI":"10.1007\/3-540-44985-X_36","volume-title":"Algorithm Theory - SWAT 2000","author":"G Venkataraman","year":"2000","unstructured":"Venkataraman, G., Sahni, S., Mukhopadhyaya, S.: A blocked all-pairs shortest-paths algorithm. SWAT 2000. LNCS, vol. 1851, pp. 419\u2013432. Springer, Heidelberg (2000). https:\/\/doi.org\/10.1007\/3-540-44985-X_36"},{"key":"3_CR22","doi-asserted-by":"publisher","unstructured":"V\u00e9stias, M., Neto, H.: Trends of CPU, GPU and FPGA for high-performance computing. In: 2014 24th International Conference on Field Programmable Logic and Applications (FPL), pp. 1\u20136 (2014). https:\/\/doi.org\/10.1109\/FPL.2014.6927483","DOI":"10.1109\/FPL.2014.6927483"}],"container-title":["Communications in Computer and Information Science","Computer Science \u2013 CACIC 2020"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-75836-3_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,5,4]],"date-time":"2021-05-04T21:16:16Z","timestamp":1620162976000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-75836-3_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"ISBN":["9783030758356","9783030758363"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-75836-3_3","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2021]]},"assertion":[{"value":"5 May 2021","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"CACIC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Argentine Congress of Computer Science","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"San Justo, Buenos Aires","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Argentina","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2020","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"5 October 2020","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"9 October 2020","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"26","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"cacic2020","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/cacic2020.unlam.edu.ar\/en-us\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"RedUNCI","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"118","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"21","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"18% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3.2","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"1.9","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Due to the COVID-19 pandemic the conference was held in a virtual mode.","order":10,"name":"additional_info_on_review_process","label":"Additional Info on Review Process","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}