{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T14:43:28Z","timestamp":1742913808770,"version":"3.40.3"},"publisher-location":"Cham","reference-count":49,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030788407"},{"type":"electronic","value":"9783030788414"}],"license":[{"start":{"date-parts":[[2021,5,28]],"date-time":"2021-05-28T00:00:00Z","timestamp":1622160000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,5,28]],"date-time":"2021-05-28T00:00:00Z","timestamp":1622160000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-030-78841-4_13","type":"book-chapter","created":{"date-parts":[[2022,2,8]],"date-time":"2022-02-08T13:03:04Z","timestamp":1644325384000},"page":"291-317","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["High-Level Synthesis for Minimizing Power Side-Channel Information Leakage"],"prefix":"10.1007","author":[{"given":"S. T. Choden","family":"Konigsmark","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wei","family":"Ren","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Martin D. F.","family":"Wong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Deming","family":"Chen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,5,28]]},"reference":[{"key":"13_CR1","doi-asserted-by":"crossref","unstructured":"Konigsmark, S.T.C., Chen, D., Wong, M.D.F.: High-level synthesis for side-channel defense. In: 2017 IEEE 28th International Conference on Application-Specific Systems, Architectures and Processors (ASAP), pp. 37\u201344. IEEE, Piscataway (2017)","DOI":"10.1109\/ASAP.2017.7995257"},{"issue":"7","key":"13_CR2","doi-asserted-by":"publisher","first-page":"1645","DOI":"10.1016\/j.future.2013.01.010","volume":"29","author":"J Gubbi","year":"2013","unstructured":"Gubbi, J., Buyya, R., Marusic, S., Palaniswami, M.: Internet of Things (IoT): a vision, architectural elements, and future directions. Future Gener. Comput. Syst. 29(7), 1645\u20131660 (2013). https:\/\/doi.org\/10.1016\/j.future.2013.01.010","journal-title":"Future Gener. Comput. Syst."},{"key":"13_CR3","doi-asserted-by":"crossref","unstructured":"Eguro, K., Venkatesan, R.: FPGAs for trusted cloud computing. In: 22nd International Conference on Field Programmable Logic and Applications (FPL), pp. 63\u201370 (2012)","DOI":"10.1109\/FPL.2012.6339242"},{"issue":"2","key":"13_CR4","doi-asserted-by":"publisher","first-page":"110","DOI":"10.1109\/TMSCS.2015.2494014","volume":"1","author":"AP Johnson","year":"2015","unstructured":"Johnson, A.P., Chakraborty, R.S., Mukhopadhyay, D.: A PUF-enabled secure architecture for FPGA-based IoT applications. IEEE Trans. Multi-Scale Comput. Syst. 1(2), 110\u2013122 (2015)","journal-title":"IEEE Trans. Multi-Scale Comput. Syst."},{"key":"13_CR5","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71829-3","volume-title":"Secure Integrated Circuits and Systems","author":"IMR Verbauwhede","year":"2010","unstructured":"Verbauwhede, I.M.R.: Secure Integrated Circuits and Systems. Springer, Berlin (2010)"},{"key":"13_CR6","volume-title":"CMOS VLSI Design: a Circuits and Systems Perspective","author":"NH Weste","year":"2015","unstructured":"Weste, N.H., Harris, D.: CMOS VLSI Design: a Circuits and Systems Perspective. Pearson Education, London (2015)"},{"key":"13_CR7","doi-asserted-by":"crossref","unstructured":"Tiri, K.: Side-channel attack pitfalls. In: 2007 44th ACM\/IEEE Design Automation Conference, pp. 15\u201320. IEEE, Piscataway (2007). https:\/\/doi.org\/10.1145\/1278480.1278485","DOI":"10.1109\/DAC.2007.375044"},{"key":"13_CR8","doi-asserted-by":"crossref","unstructured":"Kocher, P.C.: Timing attacks on implementations of diffie-hellman, RSA, DSS, and other systems. In: Proceedings of the 16th Annual International Cryptology Conference on Advances in Cryptology, CRYPTO\u201996, pp. 104\u2013113. Springer, Berlin (1996)","DOI":"10.1007\/3-540-68697-5_9"},{"key":"13_CR9","unstructured":"Sidorov, E.: Breaking the Rabin-Williams digital signature system implementation in the crypto++ library. IACR Cryptol. ePrint Archive 2015, 368 (2015)"},{"key":"13_CR10","doi-asserted-by":"crossref","unstructured":"Kocher, P., Jaffe, J., Jun, B.: Differential power analysis. In: Annual International Cryptology Conference, pp. 388\u2013397. Springer, Berlin (1999)","DOI":"10.1007\/3-540-48405-1_25"},{"key":"13_CR11","doi-asserted-by":"crossref","unstructured":"Ors, S.B., Gurkaynak, F., Oswald, E., Preneel, B.: Power-analysis attack on an ASIC AES implementation. In: International Conference on Information Technology: Coding and Computing, Proceedings ITCC 2004, vol. 2, pp. 546\u2013552. IEEE, Piscataway (2004)","DOI":"10.1109\/ITCC.2004.1286711"},{"key":"13_CR12","doi-asserted-by":"crossref","unstructured":"Sundaresan, V., Rammohan, S., Vemuri, R.: Defense against side-channel power analysis attacks on microelectronic systems. In: 2008 IEEE National Aerospace and Electronics Conference, pp. 144\u2013150 (2008)","DOI":"10.1109\/NAECON.2008.4806536"},{"key":"13_CR13","doi-asserted-by":"crossref","unstructured":"Clavier, C., Coron, J.S., Dabbous, N.: Differential power analysis in the presence of hardware countermeasures. In: Cryptographic Hardware and Embedded Systems \u2014 CHES 2000, pp. 252\u2013263. Springer, Berlin (2000)","DOI":"10.1007\/3-540-44499-8_20"},{"key":"13_CR14","unstructured":"Trichina, E.: Combinational logic design for AES SubByte transformation on masked data. IACR Cryptol. ePrint Archive 2003, 236 (2003)"},{"key":"13_CR15","unstructured":"Tiri, K., Akmal, M., Verbauwhede, I.: A dynamic and differential CMOS logic with signal independent power consumption to withstand differential power analysis on smart cards. In: Proceedings of the 28th European Solid-State Circuits Conference, pp. 403\u2013406. IEEE, Piscataway (2002)"},{"key":"13_CR16","unstructured":"Mangard, S., Oswald, E., Popp, T.: Power Analysis Attacks: Revealing the Secrets of Smart Cards. Advances in Information Security. Springer, New York (2008)"},{"key":"13_CR17","unstructured":"Chen, D., Cong, J., Fan, Y., Han, G., Jiang, W., Zhang, Z.: xPilot: A Platform-Based Behavioral Synthesis System. In: SRC TechCon, vol. 5 (2005)"},{"issue":"4","key":"13_CR18","doi-asserted-by":"publisher","first-page":"564","DOI":"10.1109\/TVLSI.2009.2013353","volume":"18","author":"D Chen","year":"2010","unstructured":"Chen, D., Cong, J., Fan, Y., Wan, L.: LOPASS: a low-power architectural synthesis system for FPGAs with interconnect estimation and optimization. IEEE Trans. Very Large Scale Integr. Syst. 18(4), 564\u2013577 (2010)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"issue":"2","key":"13_CR19","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2514740","volume":"13","author":"A Canis","year":"2013","unstructured":"Canis, A., Choi, J., Aldham, M., Zhang, V., Kammoona, A., Czajkowski, T., Brown, S.D., Anderson, J.H.: LegUp: an open-source high-level synthesis tool for FPGA-based processor\/accelerator systems. ACM Trans. Embed. Comput. Syst. 13(2), 1\u201327 (2013). https:\/\/doi.org\/10.1145\/2514740","journal-title":"ACM Trans. Embed. Comput. Syst."},{"key":"13_CR20","doi-asserted-by":"crossref","unstructured":"Lin, J.Y., Chen, D., Cong, J.: Optimal simultaneous mapping and clustering for FPGA delay optimization. In: 2006 43rd ACM\/IEEE Design Automation Conference, pp. 472\u2013477 (2006)","DOI":"10.1145\/1146909.1147035"},{"key":"13_CR21","doi-asserted-by":"crossref","unstructured":"Zheng, H., Gurumani, S.T., Rupnow, K., Chen, D.: Fast and effective placement and routing directed high-level synthesis for FPGAs. In: Proceedings of the 2014 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA \u201914, New York, pp. 1\u201310 (2014). https:\/\/doi.org\/10.1145\/2554688.2554775","DOI":"10.1145\/2554688.2554775"},{"key":"13_CR22","doi-asserted-by":"crossref","unstructured":"Rupnow, K., Liang, Y., Li, Y., Min, D., Do, M., Chen, D.: High-level synthesis of stereo matching: productivity, performance, and software constraints. In: 2011 International Conference on Field-Programmable Technology, pp. 1\u20138 (2011)","DOI":"10.1109\/FPT.2011.6132716"},{"key":"13_CR23","doi-asserted-by":"crossref","unstructured":"Liu, X., Chen, Y., Nguyen, T., Gurumani, S., Rupnow, K., Chen, D.: High-level synthesis of complex applications: an H.264 video decoder. In: Proceedings of the 2016 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays, FPGA \u201916. New York, p. 224\u2013233 (2016). https:\/\/doi.org\/10.1145\/2847263.2847274","DOI":"10.1145\/2847263.2847274"},{"key":"13_CR24","doi-asserted-by":"crossref","unstructured":"B. Hammouda, M., Coussy, P., Lagadec, L.: A design approach to automatically synthesize ANSI-C assertions during high-level synthesis of hardware accelerators. In: 2014 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 165\u2013168 (2014)","DOI":"10.1109\/ISCAS.2014.6865091"},{"key":"13_CR25","doi-asserted-by":"crossref","unstructured":"Campbell, K.A., Vissa, P., Pan, D.Z., Chen, D.: High-level synthesis of error detecting cores through low-cost modulo-3 shadow datapaths. In: 2015 52nd ACM\/EDAC\/IEEE Design Automation Conference (DAC), pp. 1\u20136 (2015)","DOI":"10.1145\/2744769.2744851"},{"key":"13_CR26","doi-asserted-by":"crossref","unstructured":"Cui, X., Ma, K., Shi, L., Wu, K.: High-level synthesis for run-time hardware trojan detection and recovery. In: 2014 51st ACM\/EDAC\/IEEE Design Automation Conference (DAC), pp. 1\u20136 (2014)","DOI":"10.1109\/DAC.2014.6881484"},{"key":"13_CR27","doi-asserted-by":"crossref","unstructured":"Rajendran, J., Zhang, H., Sinanoglu, O., Karri, R.: High-level synthesis for security and trust. In: 2013 IEEE 19th International On-Line Testing Symposium (IOLTS), pp. 232\u2013233 (2013)","DOI":"10.1109\/IOLTS.2013.6604087"},{"key":"13_CR28","doi-asserted-by":"crossref","unstructured":"Konigsmark, S.T.C., Chen, D., Wong, M.D.: Information dispersion for trojan defense through high-level synthesis. In: Proceedings of the 53rd Annual Design Automation Conference, pp. 1\u20136 (2016)","DOI":"10.1145\/2897937.2898034"},{"key":"13_CR29","doi-asserted-by":"crossref","unstructured":"Jiang, Z., Dai, S., Suh, G.E., Zhang, Z.: High-level synthesis with timing-sensitive information flow enforcement. In: 2018 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 1\u20138. IEEE, Piscataway (2018)","DOI":"10.1145\/3240765.3243415"},{"key":"13_CR30","unstructured":"Amazon: Amazon EC2 F1 instances available in the cloud (2020). https:\/\/aws.amazon.com\/ec2\/instance-types\/f1\/"},{"key":"13_CR31","doi-asserted-by":"crossref","unstructured":"Fowers, J., Ovtcharov, K., Papamichael, M., Massengill, T., Liu, M., Lo, D., Alkalay, S., Haselman, M., Adams, L., Ghandi, M., et al.: A configurable cloud-scale DNN processor for real-time AI. In: Proceedings of the 45th Annual International Symposium on Computer Architecture, pp. 1\u201314. IEEE Press, Piscataway (2018)","DOI":"10.1109\/ISCA.2018.00012"},{"key":"13_CR32","doi-asserted-by":"crossref","unstructured":"Rao, M., Newe, T., Grout, I.: Secure hash algorithm-3 (SHA-3) implementation on Xilinx FPGAs, suitable for IoT applications. In: 8th International Conference on Sensing Technology (ICST 2014), Liverpool John Moores University, Liverpool, 2nd-4th September (2014)","DOI":"10.21307\/ijssis-2019-018"},{"key":"13_CR33","unstructured":"Dobbins, R., Bjarnason, S.: Mirai IoT botnet description and DDoS attack mitigation. Arbor Threat Intell, https:\/\/www.arbornetworks.com\/blog\/asert\/mirai-iot-botnet-description-ddos-attack-mitigation\/. Accessed Jul. 2021."},{"key":"13_CR34","unstructured":"Tiri, K., Verbauwhede, I.: A logic level design methodology for a secure DPA resistant ASIC or FPGA implementation. In: Proceedings Design, Automation and Test in Europe Conference and Exhibition, vol. 1, pp. 246\u2013251. IEEE, Piscataway (2004)"},{"key":"13_CR35","doi-asserted-by":"crossref","unstructured":"Velegalati, R., Kaps, J.P.: DPA resistance for light-weight implementations of cryptographic algorithms on FPGAs. In: 2009 International Conference on Field Programmable Logic and Applications, pp. 385\u2013390. IEEE, Piscataway (2009)","DOI":"10.1109\/FPL.2009.5272260"},{"issue":"2","key":"13_CR36","doi-asserted-by":"publisher","first-page":"235","DOI":"10.1109\/TCAD.2009.2035564","volume":"29","author":"Q Dinh","year":"2010","unstructured":"Dinh, Q., Chen, D., Wong, M.D.F.: A routing approach to reduce glitches in low power FPGAs. IEEE Trans. Comput.-Aid. Des. Integr. Circuits Syst. 29(2), 235\u2013240 (2010)","journal-title":"IEEE Trans. Comput.-Aid. Des. Integr. Circuits Syst."},{"key":"13_CR37","doi-asserted-by":"crossref","unstructured":"Yu, P., Schaumont, P.: Secure FPGA circuits using controlled placement and routing. In: Proceedings of the 5th IEEE\/ACM International Conference on Hardware\/Software Codesign and System Synthesis, pp. 45\u201350 (2007)","DOI":"10.1145\/1289816.1289831"},{"key":"13_CR38","doi-asserted-by":"crossref","unstructured":"Wild, A., Moradi, A., G\u00fcneysu, T.: Evaluating the duplication of dual-rail precharge logics on FPGAs. In: International Workshop on Constructive Side-Channel Analysis and Secure Design, pp. 81\u201394. Springer, Berlin (2015)","DOI":"10.1007\/978-3-319-21476-4_6"},{"key":"13_CR39","doi-asserted-by":"crossref","unstructured":"Kaps, J.P., Velegalati, R.: DPA resistant AES on FPGA using partial DDL. In: 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines, pp. 273\u2013280. IEEE, Piscataway (2010)","DOI":"10.1109\/FCCM.2010.49"},{"key":"13_CR40","doi-asserted-by":"crossref","unstructured":"Tiri, K., Verbauwhede, I.: Simulation models for side-channel information leaks. In: Proceedings of the 42nd Annual Design Automation Conference, DAC\u201905, New York, pp. 228\u2013233 (2005). https:\/\/doi.org\/10.1145\/1065579.1065640","DOI":"10.1145\/1065579.1065640"},{"issue":"3","key":"13_CR41","doi-asserted-by":"publisher","first-page":"164","DOI":"10.1109\/TDSC.2007.70234","volume":"5","author":"F Menichelli","year":"2008","unstructured":"Menichelli, F., Menicocci, R., Olivieri, M., Trifiletti, A.: High-level side-channel attack modeling and simulation for security-critical systems on chips. IEEE Trans. Depend. Secur. Comput. 5(3), 164\u2013176 (2008)","journal-title":"IEEE Trans. Depend. Secur. Comput."},{"key":"13_CR42","doi-asserted-by":"crossref","unstructured":"Fang, X., Luo, P., Fei, Y., Leeser, M.: Balance power leakage to fight against side-channel analysis at gate level in FPGAs. In: 2015 IEEE 26th International Conference on Application-Specific Systems, Architectures and Processors (ASAP), pp. 154\u2013155. IEEE, Piscataway (2015)","DOI":"10.1109\/ASAP.2015.7245724"},{"key":"13_CR43","doi-asserted-by":"crossref","unstructured":"den Hartog, J., de Vink, E.: Virtual analysis and reduction of side-channel vulnerabilities of smartcards. In: IFIP World Computer Congress, TC 1, pp. 85\u201398. Springer, Berlin (2004)","DOI":"10.1007\/0-387-24098-5_7"},{"key":"13_CR44","unstructured":"Lattner, C., Adve, V.: LLVM: a compilation framework for lifelong program analysis & transformation. In: Proceedings of the 2004 International Symposium on Code Generation and Optimization (CGO\u201904), Palo Alto (2004)"},{"key":"13_CR45","first-page":"242","volume":"17","author":"Y Hara","year":"2009","unstructured":"Hara, Y., Tomiyama, H., Honda, S., Takada, H.: Proposal and quantitative analysis of the CHStone benchmark program suite for practical C-based high-level synthesis. J. Inf. Process. 17, 242\u2013254 (2009)","journal-title":"J. Inf. Process."},{"issue":"1\u201351","key":"13_CR46","first-page":"3","volume":"197","author":"NF Standard","year":"2001","unstructured":"Standard, N.F.: Announcing the advanced encryption standard (AES). Federal Inf. Process. Standards Publ. 197(1\u201351), 3\u20133 (2001)","journal-title":"Federal Inf. Process. Standards Publ."},{"key":"13_CR47","doi-asserted-by":"crossref","unstructured":"Schneier, B.: Description of a new variable-length key, 64-bit block cipher (Blowfish). In: International Workshop on Fast Software Encryption, pp. 191\u2013204. Springer, Berlin (1993)","DOI":"10.1007\/3-540-58108-1_24"},{"issue":"1","key":"13_CR48","first-page":"404","volume":"2013","author":"R Beaulieu","year":"2013","unstructured":"Beaulieu, R., Shors, D., Smith, J., Treatman-Clark, S., Weeks, B., Wingers, L.: The SIMON and SPECK families of lightweight block ciphers. IACR Cryptol. ePrint Archive 2013(1), 404\u2013449 (2013)","journal-title":"IACR Cryptol. ePrint Archive"},{"key":"13_CR49","doi-asserted-by":"crossref","unstructured":"Moradi, A.: Side-channel leakage through static power. In: International Workshop on Cryptographic Hardware and Embedded Systems, pp. 562\u2013579. Springer, Berlin (2014)","DOI":"10.1007\/978-3-662-44709-3_31"}],"container-title":["Behavioral Synthesis for Hardware Security"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-78841-4_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,26]],"date-time":"2023-01-26T08:05:52Z","timestamp":1674720352000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-78841-4_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5,28]]},"ISBN":["9783030788407","9783030788414"],"references-count":49,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-78841-4_13","relation":{},"subject":[],"published":{"date-parts":[[2021,5,28]]},"assertion":[{"value":"28 May 2021","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}