{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T12:17:03Z","timestamp":1743077823492,"version":"3.40.3"},"publisher-location":"Cham","reference-count":24,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030788407"},{"type":"electronic","value":"9783030788414"}],"license":[{"start":{"date-parts":[[2021,5,28]],"date-time":"2021-05-28T00:00:00Z","timestamp":1622160000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,5,28]],"date-time":"2021-05-28T00:00:00Z","timestamp":1622160000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-030-78841-4_15","type":"book-chapter","created":{"date-parts":[[2022,2,8]],"date-time":"2022-02-08T13:03:04Z","timestamp":1644325384000},"page":"343-363","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Generation and Verification of Timing Attack Resilient Schedules During the High-Level Synthesis of Integrated Circuits"],"prefix":"10.1007","author":[{"given":"Steffen","family":"Peter","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tony","family":"Givargis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,5,28]]},"reference":[{"key":"15_CR1","doi-asserted-by":"publisher","first-page":"104","DOI":"10.1007\/3-540-68697-5_9","volume-title":"Advances in Cryptology\u2014CRYPTO \u201996","author":"PC Kocher","year":"1996","unstructured":"Kocher, P.C.: Timing attacks on implementations of diffie-hellman, RSA, DSS, and other systems. In: Koblitz, N. (ed.) Advances in Cryptology\u2014CRYPTO \u201996, pp. 104\u2013113. Springer, Berlin (1996)"},{"key":"15_CR2","doi-asserted-by":"publisher","unstructured":"Mao, B., Hu, W., Althoff, A., Matai, J., Oberg, J., Mu, D., Sherwood, T., Kastner, R.: Quantifying timing-based information flow in cryptographic hardware. In: 2015 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 552\u2013559 (2015). https:\/\/doi.org\/10.1109\/ICCAD.2015.7372618","DOI":"10.1109\/ICCAD.2015.7372618"},{"key":"15_CR3","doi-asserted-by":"publisher","unstructured":"Fan, X., Peter, S., Krstic, M.: GALS design of ECC against side-channel attacks\u2014A comparative study. In: 2014 24th International Workshop on Power and Timing Modeling, Optimization and Simulation (PATMOS), pp. 1\u20136 (2014). https:\/\/doi.org\/10.1109\/PATMOS.2014.6951905","DOI":"10.1109\/PATMOS.2014.6951905"},{"issue":"10","key":"15_CR4","doi-asserted-by":"publisher","first-page":"1493","DOI":"10.1109\/TCAD.2009.2028166","volume":"28","author":"RS Chakraborty","year":"2009","unstructured":"Chakraborty, R.S., Bhunia, S.: HARPOON: An obfuscation-based SoC design methodology for hardware protection. Trans. Comp.-Aided Des. Integ. Cir. Sys. 28(10), 1493\u20131502 (2009). https:\/\/doi.org\/10.1109\/TCAD.2009.2028166","journal-title":"Trans. Comp.-Aided Des. Integ. Cir. Sys."},{"key":"15_CR5","doi-asserted-by":"crossref","unstructured":"Todman, T., Stilkerich, S., Luk, W.: In-circuit temporal monitors for runtime verification of reconfigurable designs. In: 2015 52nd ACM\/EDAC\/IEEE Design Automation Conference (DAC), pp. 1\u20136 (2015). https:\/\/doi.org\/10.1145\/2744769.2744856","DOI":"10.1145\/2744769.2744856"},{"issue":"7","key":"15_CR6","doi-asserted-by":"publisher","first-page":"1197","DOI":"10.1109\/TCAD.2005.855939","volume":"25","author":"K Tiri","year":"2006","unstructured":"Tiri, K., Verbauwhede, I.: A digital design flow for secure integrated circuits. IEEE Trans. Comput.-Aided Design Integr. Circ. Syst. 25(7), 1197\u20131208 (2006). https:\/\/doi.org\/10.1109\/TCAD.2005.855939","journal-title":"IEEE Trans. Comput.-Aided Design Integr. Circ. Syst."},{"key":"15_CR7","doi-asserted-by":"publisher","first-page":"203","DOI":"10.1007\/3-540-44495-5_18","volume-title":"Progress in Cryptology \u2014INDOCRYPT 2000","author":"J L\u00f3pez","year":"2000","unstructured":"L\u00f3pez, J., Dahab, R.: High-speed software multiplication in F2m. In: Roy, B., Okamoto, E. (eds.) Progress in Cryptology \u2014INDOCRYPT 2000, pp. 203\u2013212. Springer, Berlin (2000)"},{"issue":"8","key":"15_CR8","doi-asserted-by":"publisher","first-page":"1283","DOI":"10.1109\/JPROC.2014.2335155","volume":"102","author":"M Rostami","year":"2014","unstructured":"Rostami, M., Koushanfar, F., Karri, R.: A primer on hardware security: models, methods, and metrics. Proc. IEEE 102(8), 1283\u20131295 (2014). https:\/\/doi.org\/10.1109\/JPROC.2014.2335155","journal-title":"Proc. IEEE"},{"key":"15_CR9","doi-asserted-by":"crossref","unstructured":"Gajski, D.D., Abdi, S., Gerstlauer, A., Schirner, G.: Embedded System Design: Modeling, Synthesis, Verification. Springer Science & Business Media, Berlin (2009)","DOI":"10.1007\/978-1-4419-0504-8"},{"key":"15_CR10","doi-asserted-by":"crossref","unstructured":"Canis, A., Choi, J., Aldham, M., Zhang, V., Kammoona, A., Czajkowski, T., Brown, S.D., Anderson, J.H.: LegUp: an open-source high-level synthesis tool for FPGA-based processor\/accelerator systems. ACM Trans. Embed. Comput. Syst. 13(2) (2013). https:\/\/doi.org\/10.1145\/2514740","DOI":"10.1145\/2514740"},{"issue":"3","key":"15_CR11","doi-asserted-by":"publisher","first-page":"31","DOI":"10.1007\/s10617-012-9096-8","volume":"16","author":"W Meeus","year":"2012","unstructured":"Meeus, W., Beeck, K.V., Goedem\u00e9, T., Meel, J., Stroobandt, D.: An overview of today\u2019s high-level synthesis tools. Des. Autom. Embedd. Syst. 16(3), 31\u201351 (2012). https:\/\/doi.org\/10.1007\/s10617-012-9096-8","journal-title":"Des. Autom. Embedd. Syst."},{"key":"15_CR12","doi-asserted-by":"publisher","unstructured":"Peter, S., Givargis, T.: Towards a timing attack aware high-level synthesis of integrated circuits . In: 2016 IEEE 34th International Conference on Computer Design (ICCD), pp. 452\u2013455 (2016). https:\/\/doi.org\/10.1109\/ICCD.2016.7753326","DOI":"10.1109\/ICCD.2016.7753326"},{"key":"15_CR13","doi-asserted-by":"crossref","unstructured":"Cong, J., Zhang, Z.: An efficient and versatile scheduling algorithm based on SDC formulation. In: 2006 43rd ACM\/IEEE Design Automation Conference, pp. 433\u2013438 (2006). https:\/\/doi.org\/10.1145\/1146909.1147025","DOI":"10.1145\/1146909.1147025"},{"key":"15_CR14","doi-asserted-by":"crossref","unstructured":"Standaert, F.X.: Introduction to Side-Channel Attacks Secure Integrated Circuits and Systems. In: Secure Integrated Circuits and Systems, pp. 27\u201342. Springer, Boston (2010)","DOI":"10.1007\/978-0-387-71829-3_2"},{"key":"15_CR15","doi-asserted-by":"publisher","first-page":"399","DOI":"10.1007\/11894063_31","volume-title":"Cryptographic Hardware and Embedded Systems\u2014CHES 2006","author":"K Kulikowski","year":"2006","unstructured":"Kulikowski, K., Smirnov, A., Taubin, A.: Automated design of cryptographic devices resistant to multiple side-channel attacks. In: Goubin, L., Matsui, M. (eds.) Cryptographic Hardware and Embedded Systems\u2014CHES 2006, pp. 399\u2013413. Springer, Berlin (2006)"},{"key":"15_CR16","doi-asserted-by":"publisher","unstructured":"Huang, Q., Lian, R., Canis, A., Choi, J., Xi, R., Brown, S., Anderson, J.: The effect of compiler optimizations on high-level synthesis for FPGAs. In: 2013 IEEE 21st Annual International Symposium on Field-Programmable Custom Computing Machines, pp. 89\u201396 (2013). https:\/\/doi.org\/10.1109\/FCCM.2013.50","DOI":"10.1109\/FCCM.2013.50"},{"key":"15_CR17","doi-asserted-by":"publisher","unstructured":"Chen, L., Ebrahimi, M., Tahoori, M.B.: Reliability-aware operation chaining in high level synthesis. In: 2015 20th IEEE European Test Symposium (ETS), pp. 1\u20136 (2015). https:\/\/doi.org\/10.1109\/ETS.2015.7138739","DOI":"10.1109\/ETS.2015.7138739"},{"key":"15_CR18","volume-title":"SpecC Specification Language and Methodology","author":"DD Gajski","year":"2012","unstructured":"Gajski, D.D., Zhu, J., D\u00f6mer, R., Gerstlauer, A., Zhao, S.: SpecC Specification Language and Methodology. Springer Science & Business Media, Berlin (2012)"},{"issue":"1\/2","key":"15_CR19","doi-asserted-by":"publisher","first-page":"60","DOI":"10.1504\/IJCCBS.2012.045077","volume":"3","author":"N Harrath","year":"2012","unstructured":"Harrath, N., Monsuez, B.: SystemC waiting state automata. Int. J. Crit. Comput.-Based Syst. 3(1\/2), 60\u201395 (2012). https:\/\/doi.org\/10.1504\/IJCCBS.2012.045077","journal-title":"Int. J. Crit. Comput.-Based Syst."},{"key":"15_CR20","doi-asserted-by":"crossref","unstructured":"Genkin, D., Shamir, A., Tromer, E.: RSA key extraction via low-bandwidth acoustic cryptanalysis. In: Annual Cryptology Conference, pp. 444\u2013461. Springer, Berlin (2014)","DOI":"10.1007\/978-3-662-44371-2_25"},{"key":"15_CR21","doi-asserted-by":"publisher","unstructured":"Cordeiro, L., Fischer, B., Marques-Silva, J.: SMT-based bounded model checking for embedded ANSI-C software. In: 2009 IEEE\/ACM International Conference on Automated Software Engineering, pp. 137\u2013148 (2009). https:\/\/doi.org\/10.1109\/ASE.2009.63","DOI":"10.1109\/ASE.2009.63"},{"issue":"5","key":"15_CR22","doi-asserted-by":"publisher","first-page":"43","DOI":"10.1145\/2666357.2597817","volume":"49","author":"J Henry","year":"2014","unstructured":"Henry, J., Asavoae, M., Monniaux, D., Ma\u00efza, C.: How to compute worst-case execution time by optimization modulo theory and a clever encoding of program semantics. SIGPLAN Not. 49(5), 43\u201352 (2014). https:\/\/doi.org\/10.1145\/2666357.2597817","journal-title":"SIGPLAN Not."},{"key":"15_CR23","doi-asserted-by":"publisher","first-page":"194","DOI":"10.1007\/978-3-662-46681-0_14","volume-title":"Tools and Algorithms for the Construction and Analysis of Systems","author":"N Bj\u00f8rner","year":"2015","unstructured":"Bj\u00f8rner, N., Phan, A.D., Fleckenstein, L.: \u03bdZ - an optimizing SMT solver. In: Baier, C., Tinelli, C. (eds.) Tools and Algorithms for the Construction and Analysis of Systems, pp. 194\u2013199. Springer, Berlin (2015)"},{"key":"15_CR24","doi-asserted-by":"crossref","unstructured":"Peter, S., Givargis, T.: Component-based synthesis of embedded systems using satisfiability modulo theories. ACM Trans. Des. Autom. Electron. Syst. 20(4) (2015). https:\/\/doi.org\/10.1145\/2746235","DOI":"10.1145\/2746235"}],"container-title":["Behavioral Synthesis for Hardware Security"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-78841-4_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,8]],"date-time":"2022-02-08T13:24:08Z","timestamp":1644326648000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-78841-4_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5,28]]},"ISBN":["9783030788407","9783030788414"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-78841-4_15","relation":{},"subject":[],"published":{"date-parts":[[2021,5,28]]},"assertion":[{"value":"28 May 2021","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}