{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T08:13:05Z","timestamp":1743149585478,"version":"3.40.3"},"publisher-location":"Cham","reference-count":38,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030788407"},{"type":"electronic","value":"9783030788414"}],"license":[{"start":{"date-parts":[[2021,5,28]],"date-time":"2021-05-28T00:00:00Z","timestamp":1622160000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,5,28]],"date-time":"2021-05-28T00:00:00Z","timestamp":1622160000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-030-78841-4_16","type":"book-chapter","created":{"date-parts":[[2022,2,8]],"date-time":"2022-02-08T13:03:04Z","timestamp":1644325384000},"page":"365-387","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Integrating Information Flow Tracking into High-Level Synthesis Design Flow"],"prefix":"10.1007","author":[{"given":"Wei","family":"Hu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Armaiti","family":"Ardeshiricham","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lingjuan","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ryan","family":"Kastner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,5,28]]},"reference":[{"key":"16_CR1","unstructured":"Kastner, R., Matai, J., Neuendorffer, S.: Parallel programming for FPGAs (2018). Preprint, arXiv:1805.03648"},{"key":"16_CR2","unstructured":"Bulck, J.V., Minkin, M., Weisse, O., Genkin, D., Kasikci, B., Piessens, F., Silberstein, M., Wenisch, T.F., Yarom, Y., Strackx, R.: Foreshadow: extracting the keys to the Intel SGX kingdom with transient out-of-order execution. In: 2018 27th USENIX Security Symposium (USENIX Security 18), pp. 991\u20131008. USENIX Association, Baltimore, MD (2018). https:\/\/www.usenix.org\/conference\/usenixsecurity18\/presentation\/bulck"},{"key":"16_CR3","unstructured":"Weisse, O., Bulck, J.V., Minkin, M., Genkin, D., Kasikci, B., Piessens, F., Silberstein, M., Strackx, R., Wenisch, T.F., Yarom, Y.: Foreshadow-NG: breaking the virtual memory abstraction with transient out-of-order execution (2018). https:\/\/foreshadowattack.eu\/foreshadow-NG.pdf"},{"key":"16_CR4","doi-asserted-by":"crossref","unstructured":"Skorobogatov, S., Woods, C.: Breakthrough Silicon Scanning Discovers Backdoor in Military Chip, pp. 23\u201340. Springer, Heidelberg (2012)","DOI":"10.1007\/978-3-642-33027-8_2"},{"key":"16_CR5","doi-asserted-by":"crossref","unstructured":"Andreou, A., Bogdanov, A., Tischhauser, E.: Cache timing attacks on recent microarchitectures. In: 2017 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), pp. 155\u2013155 (2017)","DOI":"10.1109\/HST.2017.7951819"},{"key":"16_CR6","doi-asserted-by":"crossref","unstructured":"Hu, W., Althoff, A., Ardeshiricham, A., Kastner, R.: Towards property driven hardware security. In: 2016 17th International Workshop on Microprocessor and SOC Test and Verification (MTV), pp. 51\u201356. IEEE, Piscataway (2016)","DOI":"10.1109\/MTV.2016.12"},{"key":"16_CR7","doi-asserted-by":"crossref","unstructured":"Hu, W., Ardeshiricham, A., Gobulukoglu, M.S., Wang, X., Kastner, R.: Property specific information flow analysis for hardware security verification. In: 2018 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 1\u20138 (2018)","DOI":"10.1145\/3240765.3240839"},{"key":"16_CR8","doi-asserted-by":"crossref","unstructured":"Ma, H., He, J., Liu, Y., Zhao, Y., Jin, Y.: CAD4EM-P: security-driven placement tools for electromagnetic side channel protection. In: 2019 Asian Hardware Oriented Security and Trust Symposium (AsianHOST), pp. 1\u20136 (2019)","DOI":"10.1109\/AsianHOST47458.2019.9006705"},{"key":"16_CR9","doi-asserted-by":"crossref","unstructured":"Tiwari, M., Wassel, H.M., Mazloom, B., Mysore, S., Chong, F.T., Sherwood, T.: Complete information flow tracking from the gates up. In: the 14th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pp. 109\u2013120 (2009)","DOI":"10.1145\/1508284.1508258"},{"key":"16_CR10","doi-asserted-by":"crossref","unstructured":"Bidmeshki, M., Makris, Y.: Toward automatic proof generation for information flow policies in third-party hardware IP. In: 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), pp. 163\u2013168 (2015)","DOI":"10.1109\/HST.2015.7140256"},{"key":"16_CR11","doi-asserted-by":"crossref","unstructured":"Zhang, D., Wang, Y., Suh, G.E., Myers, A.C.: A hardware design language for timing-sensitive information-flow security. In: Proceedings of the Twentieth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS), pp. 503\u2013516. ACM, New York, NY (2015)","DOI":"10.1145\/2694344.2694372"},{"key":"16_CR12","doi-asserted-by":"crossref","unstructured":"Ardeshiricham, A., Hu, W., Marxen, J., Kastner, R.: Register transfer level information flow tracking for provably secure hardware design. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1691\u20131696 (2017)","DOI":"10.23919\/DATE.2017.7927266"},{"issue":"11","key":"16_CR13","doi-asserted-by":"publisher","first-page":"2509","DOI":"10.1109\/TCAD.2018.2857041","volume":"37","author":"S Sefton","year":"2018","unstructured":"Sefton, S., Siddiqui, T., Amour, N.S., Stewart, G., Kodi, A.K.: GARUDA: designing energy-efficient hardware monitors from high-level policies for secure information flow. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37(11), 2509\u20132518 (2018)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"16_CR14","doi-asserted-by":"crossref","unstructured":"Jiang, Z., Dai, S., Suh, G.E., Zhang, Z.: High-level synthesis with timing-sensitive information flow enforcement. In: Proceedings of the International Conference on Computer-Aided Design (ICCAD), pp. 88:1\u201388:8. ACM, New York, NY (2018)","DOI":"10.1145\/3240765.3243415"},{"issue":"5","key":"16_CR15","doi-asserted-by":"publisher","first-page":"798","DOI":"10.1109\/TCAD.2018.2834421","volume":"38","author":"C Pilato","year":"2019","unstructured":"Pilato, C., Wu, K., Garg, S., Karri, R., Regazzoni, F.: TaintHLS: high-level synthesis for dynamic information flow tracking. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 38(5), 798\u2013808 (2019)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"16_CR16","doi-asserted-by":"publisher","first-page":"17","DOI":"10.1016\/j.micpro.2019.03.003","volume":"68","author":"P Ravi","year":"2019","unstructured":"Ravi, P., Najm, Z., Bhasin, S., Khairallah, M., Gupta, S.S., Chattopadhyay, A.: Security is an architectural design constraint. Microprocess. Microsyst. 68, 17\u201327 (2019)","journal-title":"Microprocess. Microsyst."},{"key":"16_CR17","doi-asserted-by":"crossref","unstructured":"Knechtel, J., Kavun, E.B., Regazzoni, F., Heuser, A., Chattopadhyay, A., Mukhopadhyay, D., Dey, S., Fei, Y., Belenky, Y., Levi, I., G\u00fcneysu, T., Schaumont, P., Polian, I.: Towards Secure Composition of Integrated Circuits and Electronic Systems: On the Role of EDA. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 508\u2013513 (2020).","DOI":"10.23919\/DATE48585.2020.9116483"},{"issue":"3","key":"16_CR18","doi-asserted-by":"publisher","first-page":"77","DOI":"10.1109\/LES.2017.2774800","volume":"10","author":"C Pilato","year":"2018","unstructured":"Pilato, C., Garg, S., Wu, K., Karri, R., Regazzoni, F.: Securing hardware accelerators: a new challenge for high-level synthesis. IEEE Embed. Syst. Lett. 10(3), 77\u201380 (2018)","journal-title":"IEEE Embed. Syst. Lett."},{"key":"16_CR19","doi-asserted-by":"crossref","unstructured":"Deng, S., G\u00fcm\u00fc\u015fo\u011flu, D., Xiong, W., Sari, S., Gener, Y.S., Lu, C., Demir, O., Szefer, J.: SecChisel framework for security verification of secure processor architectures. In: Proceedings of the 8th International Workshop on Hardware and Architectural Support for Security and Privacy (HASP), pp. 7:1\u20137:8. ACM, New York, NY (2019)","DOI":"10.1145\/3337167.3337174"},{"key":"16_CR20","doi-asserted-by":"crossref","unstructured":"Ardeshiricham, A., Hu, W., Kastner, R.: Clepsydra: modeling timing flows in hardware designs. In: 2017 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 147\u2013154 (2017)","DOI":"10.1109\/ICCAD.2017.8203772"},{"issue":"10","key":"16_CR21","doi-asserted-by":"publisher","first-page":"2416","DOI":"10.1109\/TIFS.2017.2707323","volume":"12","author":"Y Jin","year":"2017","unstructured":"Jin, Y., Guo, X., Dutta, R.G., Bidmeshki, M., Makris, Y.: Data secrecy protection through information flow tracking in proof-carrying hardware IP\u2013Part I: framework fundamentals. IEEE Trans. Inf. Forensics Secur. 12(10), 2416\u20132429 (2017)","journal-title":"IEEE Trans. Inf. Forensics Secur."},{"issue":"8","key":"16_CR22","doi-asserted-by":"publisher","first-page":"1128","DOI":"10.1109\/TCAD.2011.2120970","volume":"30","author":"W Hu","year":"2011","unstructured":"Hu, W., Oberg, J., Irturk, A., Tiwari, M., Sherwood, T., Mu, D., Kastner, R.: Theoretical fundamentals of gate level information flow tracking. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(8), 1128\u20131140 (2011)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"16_CR23","doi-asserted-by":"crossref","unstructured":"Bidmeshki, M., Antonopoulos, A., Makris, Y.: Information flow tracking in analog\/mixed-signal designs through proof-carrying hardware IP. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1703\u20131708 (2017)","DOI":"10.23919\/DATE.2017.7927268"},{"key":"16_CR24","doi-asserted-by":"crossref","unstructured":"Li, X., Tiwari, M., Hardekopf, B., Sherwood, T., Chong, F.T.: Secure information flow analysis for hardware design: using the right abstraction for the job. In: Proceedings of the 5th ACM SIGPLAN Workshop on Programming Languages and Analysis for Security (PLAS), pp. 8:1\u20138:7. ACM, New York, NY (2010)","DOI":"10.1145\/1814217.1814225"},{"key":"16_CR25","first-page":"1","volume-title":"Electronic Design Automation, Chap. 1","author":"CE Stroud","year":"2009","unstructured":"Stroud, C.E., Wang, L.T., Chang, Y.W.: Introduction. In: Wang, L.T., Chang, Y.W., Cheng, K.T.T. (eds.) Electronic Design Automation, Chap. 1, pp. 1\u201338. Morgan Kaufmann, Boston (2009)"},{"issue":"9","key":"16_CR26","doi-asserted-by":"publisher","first-page":"1288","DOI":"10.1109\/TCAD.2014.2331332","volume":"33","author":"J Oberg","year":"2014","unstructured":"Oberg, J., Meiklejohn, S., Sherwood, T., Kastner, R.: Leveraging gate-level properties to identify hardware timing channels. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 33(9), 1288\u20131301 (2014)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"issue":"8","key":"16_CR27","doi-asserted-by":"publisher","first-page":"44","DOI":"10.1109\/MC.2016.225","volume":"49","author":"W Hu","year":"2016","unstructured":"Hu, W., Mao, B., Oberg, J., Kastner, R.: Detecting hardware trojans with gate-level information-flow tracking. Computer 49(8), 44\u201352 (2016)","journal-title":"Computer"},{"key":"16_CR28","doi-asserted-by":"publisher","first-page":"85","DOI":"10.1007\/s41635-017-0001-6","volume":"1","author":"B Shakya","year":"2017","unstructured":"Shakya, B., He, T., Salmani, H., Forte, D., Bhunia, S., Tehranipoor, M.: Benchmarking of hardware trojans and maliciously affected circuits. J. Hardware Syst. Secur. 1, 85\u2013102 (2017)","journal-title":"J. Hardware Syst. Secur."},{"issue":"3","key":"16_CR29","doi-asserted-by":"publisher","first-page":"1067","DOI":"10.1109\/TIFS.2012.2189105","volume":"7","author":"W Hu","year":"2012","unstructured":"Hu, W., Oberg, J., Irturk, A., Tiwari, M., Sherwood, T., Mu, D., Kastner, R.: On the complexity of generating gate level information flow tracking logic. IEEE Trans. Inf. Forensics Secur. 7(3), 1067\u20131080 (2012)","journal-title":"IEEE Trans. Inf. Forensics Secur."},{"key":"16_CR30","unstructured":"Wolf, C., Glaser, J.: Yosys - a free Verilog synthesis suite (2013). http:\/\/www.clifford.at\/yosys\/"},{"key":"16_CR31","unstructured":"Ameli, R.: Present Cipher Encryption IP Core (2011). https:\/\/opencores.org\/ocsvn\/present_encryptor\/present_encryptor\/trunk"},{"key":"16_CR32","unstructured":"Percival, C.: Cache missing for fun and profit. In: Proc. of BSDCan 2005 (2005)"},{"issue":"2","key":"16_CR33","first-page":"218","volume":"51","author":"DJ Bernstein","year":"2005","unstructured":"Bernstein, D.J.: Cache-timing attacks on AES. VLSI Des. IEEE Comput. Soc. 51(2), 218\u2013221 (2005)","journal-title":"VLSI Des. IEEE Comput. Soc."},{"issue":"2","key":"16_CR34","doi-asserted-by":"publisher","first-page":"494","DOI":"10.1145\/1273440.1250723","volume":"35","author":"Z Wang","year":"2007","unstructured":"Wang, Z., Lee, R.B.: New cache designs for thwarting software cache-based side channel attacks. SIGARCH Comput. Archit. News 35(2), 494\u2013505 (2007)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"16_CR35","doi-asserted-by":"crossref","unstructured":"Hu, W., Zhang, L., Ardeshiricham, A., Blackstone, J., Hou, B., Tai, Y., Kastner, R.: Why you should care about don\u2019t cares: exploiting internal don\u2019t care conditions for hardware trojans. In: IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 707\u2013713 (2017)","DOI":"10.1109\/ICCAD.2017.8203846"},{"key":"16_CR36","unstructured":"Satoh, A.: AES Encryption\/Decryption Macro (2007). http:\/\/www.aoki.ecei.tohoku.ac.jp\/crypto\/"},{"key":"16_CR37","unstructured":"IWLS: IWLS Benchmarks Ver. 3.0 (2005). http:\/\/iwls.org\/iwls2005\/benchmarks.html"},{"key":"16_CR38","unstructured":"Berkeley Logic Synthesis and Verification Group: ABC: A System for Sequential Synthesis and Verification (2020). http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc"}],"container-title":["Behavioral Synthesis for Hardware Security"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-78841-4_16","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,8]],"date-time":"2022-02-08T13:24:03Z","timestamp":1644326643000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-78841-4_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5,28]]},"ISBN":["9783030788407","9783030788414"],"references-count":38,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-78841-4_16","relation":{},"subject":[],"published":{"date-parts":[[2021,5,28]]},"assertion":[{"value":"28 May 2021","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}