{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,1]],"date-time":"2025-10-01T15:16:13Z","timestamp":1759331773990,"version":"3.40.3"},"publisher-location":"Cham","reference-count":13,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030788407"},{"type":"electronic","value":"9783030788414"}],"license":[{"start":{"date-parts":[[2021,5,28]],"date-time":"2021-05-28T00:00:00Z","timestamp":1622160000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,5,28]],"date-time":"2021-05-28T00:00:00Z","timestamp":1622160000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-030-78841-4_4","type":"book-chapter","created":{"date-parts":[[2022,2,8]],"date-time":"2022-02-08T13:03:04Z","timestamp":1644325384000},"page":"57-69","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Hardware IP Protection Using Register Transfer Level Locking and Obfuscation of Control and Data Flow"],"prefix":"10.1007","author":[{"given":"Pranesh","family":"Santikellur","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajat Subhra","family":"Chakraborty","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Swarup","family":"Bhunia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,5,28]]},"reference":[{"key":"4_CR1","unstructured":"Batra, T.: Methodology for protection and licensing of HDL IP. http:\/\/www.us.design-reuse.com\/news\/?id=12745&print=yes (2020)"},{"issue":"5","key":"4_CR2","doi-asserted-by":"publisher","first-page":"578","DOI":"10.1109\/TVLSI.2007.896914","volume":"15","author":"E Castillo","year":"2007","unstructured":"Castillo, E., Meyer-Baese, U., Garcia, A., Parrilla, L., Lloris, A.: IPP@HDL: Efficient intellectual property protection scheme for ip cores. IEEE Trans. Very Large Scale Integr. Syst. 15(5), 578\u2013591 (2007)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"4_CR3","doi-asserted-by":"crossref","unstructured":"Chakraborty, R.S., Bhunia, S.: Hardware protection and authentication through netlist level obfuscation. In: 2008 IEEE\/ACM International Conference on Computer-Aided Design, pp. 674\u2013677 (2008)","DOI":"10.1109\/ICCAD.2008.4681649"},{"key":"4_CR4","doi-asserted-by":"crossref","unstructured":"Chakraborty, R.S., Bhunia, S.: RTL hardware IP protection using key-based control and data flow obfuscation. In: 2010 23rd International Conference on VLSI Design, pp. 405\u2013410 (2010)","DOI":"10.1109\/VLSI.Design.2010.54"},{"key":"4_CR5","doi-asserted-by":"crossref","unstructured":"Collberg, C., Thomborson, C., Low, D.: Manufacturing cheap, resilient, and stealthy opaque constructs. In: Proceedings of the 25th ACM SIGPLAN-SIGACT Symposium on Principles of Programming Languages, POPL \u201998, p. 184\u201396. Association for Computing Machinery, New York (1998). 10.1145\/268946.268962","DOI":"10.1145\/268946.268962"},{"key":"4_CR6","doi-asserted-by":"crossref","unstructured":"Desai, A.R., Hsiao, M.S., Wang, C., Nazhandali, L., Hall, S.: Interlocking obfuscation for anti-tamper hardware. In: Proceedings of the Eighth Annual Cyber Security and Information Intelligence Research Workshop, CSIIRW \u201913, pp. 1\u20134. Association for Computing Machinery, New York (2013). 10.1145\/2459976.2459985","DOI":"10.1145\/2459976.2459985"},{"issue":"3","key":"4_CR7","doi-asserted-by":"publisher","first-page":"293","DOI":"10.46586\/tches.v2018.i3.293-330","volume":"2018","author":"M Fyrbiak","year":"2018","unstructured":"Fyrbiak, M., Wallat, S., D\u00e9chelotte, J., Albartus, N., B\u00f6cker, S., Tessier, R., Paar, C.: On the difficulty of FSM-based hardware obfuscation. IACR Trans. Cryptograph. Hardware Embed. Syst. 2018(3), 293\u2013330 (2018)","journal-title":"IACR Trans. Cryptograph. Hardware Embed. Syst."},{"key":"4_CR8","unstructured":"Goering, R.: Synplicity Initiative Eases IP evaluation for FPGAs. http:\/\/www.scdsource.com\/article.php?id=170 (2020)"},{"key":"4_CR9","doi-asserted-by":"crossref","unstructured":"Millican, S., Ramanathan, P., Saluja, K.: CryptIP: An approach for encrypting intellectual property cores with simulation capabilities. In: 2014 27th International Conference on VLSI Design and 2014 13th International Conference on Embedded Systems, pp. 92\u201397 (2014)","DOI":"10.1109\/VLSID.2014.23"},{"key":"4_CR10","unstructured":"OpenCores. http:\/\/www.opencores.org (2020)"},{"key":"4_CR11","doi-asserted-by":"crossref","unstructured":"Ramanathan, P., Saluja, K.K.: Crypt-delay: Encrypting IP cores with capabilities for gate-level logic and delay simulations. In: 2016 IEEE 25th Asian Test Symposium (ATS), pp. 7\u201312 (2016)","DOI":"10.1109\/ATS.2016.47"},{"key":"4_CR12","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1007\/978-3-319-49019-9_1","volume-title":"Hardware Protection through Obfuscation","author":"B Shakya","year":"2017","unstructured":"Shakya, B., Tehranipoor, M.M., Bhunia, S., Forte, D.: Introduction to hardware obfuscation: Motivation, methods and evaluation. In: Forte D., Bhunia S., Tehranipoor M.M. (eds.) Hardware Protection through Obfuscation, pp. 3\u201332. Springer International Publishing, Cham (2017)"},{"key":"4_CR13","doi-asserted-by":"crossref","unstructured":"Zhuang, X., Zhang, T., Lee, H.H.S., Pande, S.: Hardware assisted control flow obfuscation for embedded processors. In: Proceedings of the 2004 International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, CASES \u201904, pp. 292\u2013302. Association for Computing Machinery, New York (2004). 10.1145\/1023833.1023873","DOI":"10.1145\/1023833.1023873"}],"container-title":["Behavioral Synthesis for Hardware Security"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-78841-4_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,8]],"date-time":"2022-02-08T13:21:14Z","timestamp":1644326474000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-78841-4_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5,28]]},"ISBN":["9783030788407","9783030788414"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-78841-4_4","relation":{},"subject":[],"published":{"date-parts":[[2021,5,28]]},"assertion":[{"value":"28 May 2021","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}