{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,17]],"date-time":"2025-12-17T18:09:20Z","timestamp":1765994960213,"version":"3.40.3"},"publisher-location":"Cham","reference-count":33,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030788407"},{"type":"electronic","value":"9783030788414"}],"license":[{"start":{"date-parts":[[2021,5,28]],"date-time":"2021-05-28T00:00:00Z","timestamp":1622160000000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,5,28]],"date-time":"2021-05-28T00:00:00Z","timestamp":1622160000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-030-78841-4_6","type":"book-chapter","created":{"date-parts":[[2022,2,8]],"date-time":"2022-02-08T13:03:04Z","timestamp":1644325384000},"page":"95-115","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Protecting Hardware IP Cores During High-Level Synthesis"],"prefix":"10.1007","author":[{"given":"Christian","family":"Pilato","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Donatella","family":"Sciuto","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francesco","family":"Regazzoni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Siddharth","family":"Garg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ramesh","family":"Karri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,5,28]]},"reference":[{"key":"6_CR1","unstructured":"Reuters Semiconductors: TSMC says latest chip plant will cost around $20 bln (2017). https:\/\/www.reuters.com\/article\/tsmc-investment\/tsmc-says-latest-chip-plant-will-cost-around-20-bln-idUSL3N1O737Z"},{"key":"6_CR2","unstructured":"Heck, S., Kaza, S., Pinner, D.: Creating value in the semiconductor industry. McKinsey on Semiconductors pp. 5\u2013144 (2011)"},{"key":"6_CR3","volume-title":"Understanding Fabless IC Technology","author":"J Hurtarte","year":"2007","unstructured":"Hurtarte, J., Wolsheimer, E., Tafoya, L.: Understanding Fabless IC Technology. Elsevier, Amsterdam (2007)"},{"issue":"8","key":"6_CR4","doi-asserted-by":"publisher","first-page":"1207","DOI":"10.1109\/JPROC.2014.2332291","volume":"102","author":"U Guin","year":"2014","unstructured":"Guin, U., Huang, K., DiMase, D., Carulli, J.M., Tehranipoor, M., Makris, Y.: Counterfeit integrated circuits: a rising threat in the global semiconductor supply chain. Proc. IEEE 102(8), 1207\u20131228 (2014)","journal-title":"Proc. IEEE"},{"key":"6_CR5","doi-asserted-by":"crossref","unstructured":"Abdel-Hamid, A.T., Tahar, S., Aboulhamid, E.M.: IP watermarking techniques: survey and comparison. In: Proceedings of the IEEE International Workshop on System-on-Chip for Real-Time Applications (IWSOC), pp. 60\u201365 (2003)","DOI":"10.1109\/IWSOC.2003.1213006"},{"issue":"1","key":"6_CR6","doi-asserted-by":"publisher","first-page":"64","DOI":"10.1109\/TIFS.2016.2601067","volume":"12","author":"A Vijayakumar","year":"2017","unstructured":"Vijayakumar, A., Patil, V.C., Holcomb, D.E., Paar, C., Kundu, S.: Physical design obfuscation of hardware: a comprehensive investigation of device and logic-level techniques. IEEE Trans. Inf. Forensics Secur. 12(1), 64\u201377 (2017)","journal-title":"IEEE Trans. Inf. Forensics Secur."},{"issue":"10","key":"6_CR7","doi-asserted-by":"publisher","first-page":"30","DOI":"10.1109\/MC.2010.284","volume":"43","author":"JA Roy","year":"2010","unstructured":"Roy, J.A., Koushanfar, F., Markov, I.L.: Ending piracy of integrated circuits. Computer 43(10), 30\u201338 (2010)","journal-title":"Computer"},{"issue":"2","key":"6_CR8","doi-asserted-by":"publisher","first-page":"199","DOI":"10.1109\/TCAD.2018.2801220","volume":"38","author":"Y Xie","year":"2019","unstructured":"Xie, Y., Srivastava, A.: Anti-SAT: mitigating SAT attack on logic locking. IEEE Trans. Comput.-Aid. Des. Integr. Circuits Syst. 38(2), 199\u2013207 (2019)","journal-title":"IEEE Trans. Comput.-Aid. Des. Integr. Circuits Syst."},{"issue":"10","key":"6_CR9","doi-asserted-by":"publisher","first-page":"1591","DOI":"10.1109\/TCAD.2015.2513673","volume":"35","author":"R Nane","year":"2016","unstructured":"Nane, R., Sima, V., Pilato, C., Choi, J., Fort, B., Canis, A., Chen, Y.T., Hsiao, H., Brown, S., Ferrandi, F., Anderson, J., Bertels, K.: A survey and evaluation of FPGA high-level synthesis tools. IEEE Trans. Comput.-Aid. Des. Integr. Circuits Syst. 35(10), 1591\u20131604 (2016)","journal-title":"IEEE Trans. Comput.-Aid. Des. Integr. Circuits Syst."},{"key":"6_CR10","doi-asserted-by":"crossref","unstructured":"Pilato, C., Basu, K., Shayan, M., Regazzoni, F., Karri, R.: High-level synthesis of benevolent trojans. In: Proceedings of the Design, Automation & Test in Europe Conference (DATE), pp. 1124\u20131129 (2019)","DOI":"10.23919\/DATE.2019.8715199"},{"key":"6_CR11","doi-asserted-by":"crossref","unstructured":"Pilato, C., Garg, S., Wu, K., Karri, R., Regazzoni, F.: Securing hardware accelerators: a new challenge for high-level synthesis 10(3), 77\u201380 (2018)","DOI":"10.1109\/LES.2017.2774800"},{"issue":"11","key":"6_CR12","doi-asserted-by":"publisher","first-page":"1756","DOI":"10.1109\/TCAD.2015.2428707","volume":"34","author":"J Rajendran","year":"2015","unstructured":"Rajendran, J., Ali, A., Sinanoglu, O., Karri, R.: Belling the CAD: toward security-centric electronic system design. IEEE Trans. Comput.-Aid. Des. Integr. Circuits Syst. 34(11), 1756\u20131769 (2015)","journal-title":"IEEE Trans. Comput.-Aid. Des. Integr. Circuits Syst."},{"key":"6_CR13","doi-asserted-by":"publisher","first-page":"2778","DOI":"10.1109\/TIFS.2019.2904838","volume":"14","author":"F Yang","year":"2019","unstructured":"Yang, F., Tang, M., Sinanoglu, O.: Stripped functionality logic locking with hamming distance-based restore unit (SFLL-hd) \u2013 unlocked. IEEE Trans. Inf. Forensics Secur. 14, 2778\u20132786 (2019)","journal-title":"IEEE Trans. Inf. Forensics Secur."},{"key":"6_CR14","doi-asserted-by":"crossref","unstructured":"Yasin, M., Zhao, C., Rajendran, J.J.: SFLL-HLS: stripped-functionality logic locking meets high-level synthesis. In: Proceeding of the IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 1\u20134 (2019)","DOI":"10.1109\/ICCAD45719.2019.8942150"},{"key":"6_CR15","doi-asserted-by":"crossref","unstructured":"Pilato, C., Ferrandi, F.: Bambu: a modular framework for the high-level synthesis of memory-intensive applications. In: Proceedings of the International Conference on Field programmable Logic and Applications (FPL), pp. 1\u20134 (2013)","DOI":"10.1109\/FPL.2013.6645550"},{"issue":"8","key":"6_CR16","doi-asserted-by":"publisher","first-page":"1283","DOI":"10.1109\/JPROC.2014.2335155","volume":"102","author":"M Rostami","year":"2014","unstructured":"Rostami, M., Koushanfar, F., Karri, R.: A primer on hardware security: models, methods, and metrics. Proc. IEEE 102(8), 1283\u20131295 (2014)","journal-title":"Proc. IEEE"},{"key":"6_CR17","doi-asserted-by":"crossref","unstructured":"der Leest, V.V., Tuyls, P.: Anti-counterfeiting with hardware intrinsic security. In: Proceedings of the Design, Automation & Test in Europe Conference (DATE), pp. 1137\u20131142 (2013)","DOI":"10.7873\/DATE.2013.238"},{"key":"6_CR18","unstructured":"Imeson, F., Emtenan, A., Garg, S., Tripunitara, M.: Securing computer hardware using 3D integrated circuit (IC) technology and split manufacturing for obfuscation. In: Proceedings of the USENIX Conference on Security (SEC), pp. 495\u2013510 (2013)"},{"key":"6_CR19","doi-asserted-by":"crossref","unstructured":"Charbon, E.: Hierarchical watermarking in IC design. In: Proceedings of the IEEE Custom Integrated Circuits Conference (CICC), pp. 295\u2013298 (1998)","DOI":"10.1109\/CICC.1998.694985"},{"key":"6_CR20","volume-title":"Intellectual Property Protection in VLSI Designs: Theory and Practice","author":"G Qu","year":"2003","unstructured":"Qu, G., Potkonjak, M.: Intellectual Property Protection in VLSI Designs: Theory and Practice. Kluwer, Cambridge (2003)"},{"issue":"5","key":"6_CR21","doi-asserted-by":"publisher","first-page":"678","DOI":"10.1109\/TCAD.2010.2098131","volume":"30","author":"A Cui","year":"2011","unstructured":"Cui, A., Chang, C.H., Tahar, S., Abdel-Hamidothers, A.T.: A robust FSM watermarking scheme for IP protection of sequential circuit design. IEEE Trans. Comput.-Aid. Des. Integr. Circuits Syst. 30(5), 678\u2013690 (2011)","journal-title":"IEEE Trans. Comput.-Aid. Des. Integr. Circuits Syst."},{"issue":"10","key":"6_CR22","doi-asserted-by":"publisher","first-page":"1236","DOI":"10.1109\/43.952740","volume":"20","author":"AB Kahng","year":"2001","unstructured":"Kahng, A.B., Lach, J., Mangione-Smith, W., Mantik, S., Markov, I.L., Potkonjak, M., Tucker, P., Wang, H., Wolfe, G.: Constraint-based watermarking techniques for design IP protection. IEEE Trans. Comput. Aid. Des. 20(10), 1236\u20131252 (2001). https:\/\/doi.org\/10.1109\/43.952740","journal-title":"IEEE Trans. Comput. Aid. Des."},{"key":"6_CR23","doi-asserted-by":"crossref","unstructured":"Kahng, A.B., Mantik, S., Markov, I.L., Potkonjak, M., Tucker, P., Wang, H., Wolfe, G.: Robust IP Watermarking Methodologies for Physical Design. pp. 782\u2013787. ACM, New York (1998)","DOI":"10.1145\/277044.277241"},{"issue":"2","key":"6_CR24","doi-asserted-by":"publisher","first-page":"118","DOI":"10.1109\/MCE.2016.2640622","volume":"6","author":"A Sengupta","year":"2017","unstructured":"Sengupta, A., Roy, D.: Antipiracy-aware IP chipset design for CE devices: a robust watermarking approach [Hardware Matters]. IEEE Consum. Electron. Mag. 6(2), 118\u2013124 (2017)","journal-title":"IEEE Consum. Electron. Mag."},{"key":"6_CR25","doi-asserted-by":"crossref","unstructured":"Subramanyan, P., Ray, S., Malik, S.: Evaluating the security of logic encryption algorithms. In: Proceedings of the IEEE International Symposium on Hardware Oriented Security and Trust (HOST), pp. 137\u2013143 (2015)","DOI":"10.1109\/HST.2015.7140252"},{"issue":"5","key":"6_CR26","doi-asserted-by":"publisher","first-page":"819","DOI":"10.1109\/TVLSI.2014.2323976","volume":"23","author":"Y Lao","year":"2015","unstructured":"Lao, Y., Parhi, K.K.: Obfuscating DSP Circuits via High-Level Transformations. IEEE Trans. Very Large Scale Integr. Syst. 23(5), 819\u2013830 (2015)","journal-title":"IEEE Trans. Very Large Scale Integr. Syst."},{"key":"6_CR27","unstructured":"Xu, H., Zhou, Y., Kang, Y., Lyu, M.R.: On secure and usable program obfuscation: a survey. ArXiv (2017)"},{"key":"6_CR28","volume-title":"Synthesis and Optimization of Digital Circuits","author":"G De Micheli","year":"1994","unstructured":"De Micheli, G.: Synthesis and Optimization of Digital Circuits. McGraw-Hill, New York (1994)"},{"issue":"1","key":"6_CR29","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/0167-9260(94)90011-6","volume":"18","author":"L Stok","year":"1994","unstructured":"Stok, L.: Data path synthesis. Integr. VLSI J. 18(1), 1\u201371 (1994)","journal-title":"Integr. VLSI J."},{"key":"6_CR30","unstructured":"Collberg, C., Thomborson, C., Low, D.: A Taxonomy of Obfuscating Transformations. Tech. Rep. 148, Department of Computer Science, The University of Auckland (1997)"},{"key":"6_CR31","doi-asserted-by":"crossref","unstructured":"Gal, B.L., Andriamisaina, C., Casseau, E.: Bit-width aware high-level synthesis for digital signal processing systems. In: Proceedings of the IEEE International SOC Conference (SOCC), pp. 175\u2013178 (2006)","DOI":"10.1109\/SOCC.2006.283875"},{"issue":"10","key":"6_CR32","doi-asserted-by":"publisher","first-page":"1271","DOI":"10.1109\/TC.2005.168","volume":"54","author":"N Boullis","year":"2005","unstructured":"Boullis, N., Tisserand, A.: Some optimizations of hardware multiplication by constant matrices. IEEE Trans. Comput. 54(10), 1271\u20131282 (2005)","journal-title":"IEEE Trans. Comput."},{"key":"6_CR33","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-49019-9","volume-title":"Hardware Protection Through Obfuscation","author":"D Forte","year":"2017","unstructured":"Forte, D., Bhunia, D., Tehranipoor, M.: Hardware Protection Through Obfuscation. Springer, Berlin (2017)"}],"container-title":["Behavioral Synthesis for Hardware Security"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-78841-4_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,18]],"date-time":"2024-09-18T03:05:31Z","timestamp":1726628731000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-78841-4_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,5,28]]},"ISBN":["9783030788407","9783030788414"],"references-count":33,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-78841-4_6","relation":{},"subject":[],"published":{"date-parts":[[2021,5,28]]},"assertion":[{"value":"28 May 2021","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}