{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T02:03:31Z","timestamp":1743127411480,"version":"3.40.3"},"publisher-location":"Cham","reference-count":20,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030790240"},{"type":"electronic","value":"9783030790257"}],"license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021]]},"DOI":"10.1007\/978-3-030-79025-7_11","type":"book-chapter","created":{"date-parts":[[2021,6,22]],"date-time":"2021-06-22T23:50:24Z","timestamp":1624405824000},"page":"156-170","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["StreamGrid - An AXI-Stream-Compliant Overlay Architecture"],"prefix":"10.1007","author":[{"given":"Christopher","family":"Blochwitz","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Le\u00f3n","family":"Philipp","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mladen","family":"Berekovic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Thilo","family":"Pionteck","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,6,23]]},"reference":[{"key":"11_CR1","unstructured":"arm Inc.: AMBA 4 AXI4-Stream Protocol Specification (2010). https:\/\/developer.arm.com\/documentation\/ihi0051\/a\/Introduction\/About-the-AXI4-Stream-protocol"},{"key":"11_CR2","doi-asserted-by":"publisher","unstructured":"Bhattacharyya, S.S., Murthy, P.K., Lee, E.A.: Synthesis of embedded software from synchronous dataflow specifications. J. VLSI Signal Process. 21(2), 151\u2013166 (1999). https:\/\/doi.org\/10.1023\/A:1008052406396. http:\/\/link.springer.com\/10.1023\/A:1008052406396","DOI":"10.1023\/A:1008052406396"},{"key":"11_CR3","unstructured":"Billauer, E.: Xillybus PCIe Core (2017). http:\/\/xillybus.com\/downloads\/xillybus_product_brief.pdf"},{"key":"11_CR4","doi-asserted-by":"publisher","unstructured":"Capalija, D., Abdelrahman, T.S.: A high-performance overlay architecture for pipelined execution of data flow graphs. In: 2013 23rd International Conference on Field programmable Logic and Applications, pp. 1\u20138. IEEE (2013). https:\/\/doi.org\/10.1109\/FPL.2013.6645515. http:\/\/ieeexplore.ieee.org\/document\/6645515\/","DOI":"10.1109\/FPL.2013.6645515"},{"key":"11_CR5","doi-asserted-by":"publisher","unstructured":"Kudlur, M., Mahlke, S., Kudlur, M., Mahlke, S.: Orchestrating the execution of stream programs on multicore platforms. In: Proceedings of the 2008 ACM SIGPLAN conference on Programming language design and implementation - PLDI 2008, New York, New York, USA, vol. 43, p. 114. ACM Press (2008). https:\/\/doi.org\/10.1145\/1375581.1375596. http:\/\/portal.acm.org\/citation.cfm?doid=1375581.1375596","DOI":"10.1145\/1375581.1375596"},{"key":"11_CR6","doi-asserted-by":"publisher","unstructured":"Lindtjorn, O., Clapp, R., Pell, O., Fu, H., Flynn, M., Mencer, O.: Beyond traditional microprocessors for geoscience high-performance computing applications. IEEE Micro 31(2), 41\u201349 (2011). https:\/\/doi.org\/10.1109\/MM.2011.17. http:\/\/ieeexplore.ieee.org\/document\/5719584\/","DOI":"10.1109\/MM.2011.17"},{"key":"11_CR7","doi-asserted-by":"publisher","unstructured":"Ma, S., Aklah, Z., Andrews, D.: A run time interpretation approach for creating custom accelerators. In: 2015 25th International Conference on Field Programmable Logic and Applications (FPL), pp. 1\u20134. IEEE (2015). https:\/\/doi.org\/10.1109\/FPL.2015.7293996. http:\/\/ieeexplore.ieee.org\/document\/7293996\/","DOI":"10.1109\/FPL.2015.7293996"},{"key":"11_CR8","doi-asserted-by":"publisher","unstructured":"Mandebi Mbongue, J., Tchuinkou Kwadjo, D., Bobda, C.: FLexiTASK. In: Proceedings of the 2018 on Great Lakes Symposium on VLSI - GLSVLSI 2018, New York, New York, USA, pp. 483\u2013486. ACM Press (2018). https:\/\/doi.org\/10.1145\/3194554.3194644. http:\/\/dl.acm.org\/citation.cfm?doid=3194554.3194644","DOI":"10.1145\/3194554.3194644"},{"key":"11_CR9","doi-asserted-by":"publisher","unstructured":"Mueller, R., Teubner, J., Alonso, G.: Streams on wires. Proc. VLDB Endow. 2(1), 229\u2013240 (2014). https:\/\/doi.org\/10.14778\/1687627.1687654. http:\/\/dl.acm.org\/citation.cfm?doid=1687627.1687654","DOI":"10.14778\/1687627.1687654"},{"key":"11_CR10","doi-asserted-by":"publisher","unstructured":"Prabhakar, R., et al.: Plasticine: a reconfigurable architecture for parallel patterns. In: Proceedings - International Symposium on Computer Architecture, vol. 17 (2017). https:\/\/doi.org\/10.1145\/3079856.3080256. https:\/\/doi.org\/10.1145\/3079856.3080256","DOI":"10.1145\/3079856.3080256"},{"key":"11_CR11","unstructured":"Werner, S.: Hybrid architecture for hardware-accelerated query processing in semantic web databases based on runtime reconfigurable FPGAs. Ph.D. thesis, e University of L\u00fcbeck, L\u00fcbeck (2016). https:\/\/www.zhb.uni-luebeck.de\/epubs\/ediss1886.pdf"},{"key":"11_CR12","doi-asserted-by":"publisher","unstructured":"Werner, S., et al.: Automated composition and execution of hardware-Accelerated operator graphs. In: 10th International Symposium on Reconfigurable and Communication-centric Systems-on-Chip, ReCoSoC 2015 (2015). https:\/\/doi.org\/10.1109\/ReCoSoC.2015.7238078","DOI":"10.1109\/ReCoSoC.2015.7238078"},{"key":"11_CR13","doi-asserted-by":"publisher","unstructured":"Werner, S., Heinrich, D., Pionteck, T., Groppe, S.: Semi-static operator graphs for accelerated query execution on FPGAs. Microprocess. Microsyst. 53, 178\u2013189 (2017). https:\/\/doi.org\/10.1016\/J.MICPRO.2017.07.010. https:\/\/www.sciencedirect.com\/science\/article\/abs\/pii\/S0141933117303757?via%3Dihub","DOI":"10.1016\/J.MICPRO.2017.07.010"},{"key":"11_CR14","doi-asserted-by":"publisher","unstructured":"Wilson, D., Stitt, G., Coole, J.: A recurrently generated overlay architecture for rapid FPGA application development (2018). https:\/\/doi.org\/10.1145\/3241793.3241797. https:\/\/doi.org\/10.1145\/3241793.3241797","DOI":"10.1145\/3241793.3241797"},{"key":"11_CR15","unstructured":"Xilinx Inc: Video Processing Subsystem v2.0 LogiCORE IP Product Guide Vivado Design Suite. Technical report, Xilinx Inc., San Jose, California (2021). https:\/\/www.xilinx.com\/products\/intellectual-property\/video-processing-subsystem.html"},{"key":"11_CR16","unstructured":"Xilinx Inc.: Vivado AXI Reference Guide. Technical report, Xilinx Inc., San Jose, California (2017). https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/axi_ref_guide\/latest\/ug1037-vivado-axi-reference-guide.pdf"},{"key":"11_CR17","unstructured":"Xilinx Inc.: SDAccel Environment Profiling and Optimization Guide. Technical report, Xilinx Inc., San Jose, California (2018). https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2018_2\/ug1207-sdaccel-optimization-guide.pdf"},{"key":"11_CR18","unstructured":"Xilinx Inc.: Adaptable Accelerator Cards for Data Center Workloads. Technical report, Xilinx Inc., San Jose, California (2019). www.xilinx.com\/u280"},{"key":"11_CR19","unstructured":"Xilinx Inc.: Vivado Design Suite User Guide Dynamic Function eXchange. Technical report, Xilinx Inc., San Jose, California (2020). https:\/\/www.xilinx.com\/support\/documentation\/sw_manuals\/xilinx2019_2\/ug909-vivado-partial-reconfiguration.pdf"},{"key":"11_CR20","unstructured":"Xilinx Inc.: UltraScale+ FPGA Product Tables and Product Selection Guide. Technical report, Xilinx Inc., San Jose, California (2021). https:\/\/www.xilinx.com\/support\/documentation\/selection-guides\/ultrascale-plus-fpga-product-selection-guide.pdf"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing. Architectures, Tools, and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-79025-7_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,22]],"date-time":"2021-06-22T23:54:54Z","timestamp":1624406094000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-79025-7_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"ISBN":["9783030790240","9783030790257"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-79025-7_11","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2021]]},"assertion":[{"value":"23 June 2021","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Applied Reconfigurable Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2021","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"29 June 2021","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 June 2021","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"17","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arc2021","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/project.inria.fr\/arc2021\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"36","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"14","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"11","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"39% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}