{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T14:09:44Z","timestamp":1742998184457,"version":"3.40.3"},"publisher-location":"Cham","reference-count":18,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030790240"},{"type":"electronic","value":"9783030790257"}],"license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021]]},"DOI":"10.1007\/978-3-030-79025-7_12","type":"book-chapter","created":{"date-parts":[[2021,6,22]],"date-time":"2021-06-22T23:50:24Z","timestamp":1624405824000},"page":"173-187","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["Increasing Side-Channel Resistance by Netlist Randomization and FPGA-Based Reconfiguration"],"prefix":"10.1007","author":[{"given":"Ali","family":"Asghar","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Benjamin","family":"Hettwer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Emil","family":"Karimov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Daniel","family":"Ziener","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,6,23]]},"reference":[{"key":"12_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"388","DOI":"10.1007\/3-540-48405-1_25","volume-title":"Advances in Cryptology \u2014 CRYPTO\u2019 99","author":"P Kocher","year":"1999","unstructured":"Kocher, P., Jaffe, J., Jun, B.: Differential power analysis. In: Wiener, M. (ed.) CRYPTO 1999. LNCS, vol. 1666, pp. 388\u2013397. Springer, Heidelberg (1999). https:\/\/doi.org\/10.1007\/3-540-48405-1_25"},{"key":"12_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"104","DOI":"10.1007\/3-540-68697-5_9","volume-title":"Advances in Cryptology \u2014 CRYPTO \u201996","author":"PC Kocher","year":"1996","unstructured":"Kocher, P.C.: Timing attacks on implementations of Diffie-Hellman, RSA, DSS, and other systems. In: Koblitz, N. (ed.) CRYPTO 1996. LNCS, vol. 1109, pp. 104\u2013113. Springer, Heidelberg (1996). https:\/\/doi.org\/10.1007\/3-540-68697-5_9"},{"key":"12_CR3","doi-asserted-by":"crossref","unstructured":"Mentens, N.: Hiding side-channel leakage through hardware randomization: a comprehensive overview. In: 2017 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS), Pythagorion, pp. 269\u2013272 (2017)","DOI":"10.1109\/SAMOS.2017.8344639"},{"key":"12_CR4","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"33","DOI":"10.1007\/978-3-642-23951-9_3","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2011","author":"T G\u00fcneysu","year":"2011","unstructured":"G\u00fcneysu, T., Moradi, A.: Generic side-channel countermeasures for reconfigurable devices. In: Preneel, B., Takagi, T. (eds.) CHES 2011. LNCS, vol. 6917, pp. 33\u201348. Springer, Heidelberg (2011). https:\/\/doi.org\/10.1007\/978-3-642-23951-9_3"},{"key":"12_CR5","doi-asserted-by":"crossref","unstructured":"Sasdrich, P., Moradi, A., Mischke, O., G\u00fcneysu, T.: Achieving side-channel protection with dynamic logic reconfiguration on modern FPGAs. In: International Symposium on Hardware Oriented Security and Trust (HOST), pp. 130\u2013136 (2015)","DOI":"10.1109\/HST.2015.7140251"},{"key":"12_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"346","DOI":"10.1007\/978-3-540-85053-3_22","volume-title":"Cryptographic Hardware and Embedded Systems \u2013 CHES 2008","author":"N Mentens","year":"2008","unstructured":"Mentens, N., Gierlichs, B., Verbauwhede, I.: Power and fault analysis resistance in hardware through dynamic reconfiguration. In: Oswald, E., Rohatgi, P. (eds.) CHES 2008. LNCS, vol. 5154, pp. 346\u2013362. Springer, Heidelberg (2008). https:\/\/doi.org\/10.1007\/978-3-540-85053-3_22"},{"key":"12_CR7","doi-asserted-by":"crossref","unstructured":"Hettwer, B., Petersen, J., Gehrer, S., Neumann, H., G\u00fcneysu, T.: Securing cryptographic circuits by exploiting implementation diversity and partial reconfiguration on FPGAs. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), Florence, Italy 2019, pp. 260\u2013263 (2019)","DOI":"10.23919\/DATE.2019.8714801"},{"key":"12_CR8","doi-asserted-by":"crossref","unstructured":"Lavin, C., Kaviani, A.: RapidWright: enabling custom crafted implementations for FPGAs. In: 2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM) (2018), pp. 133\u2013140 (2018)","DOI":"10.1109\/FCCM.2018.00030"},{"key":"12_CR9","unstructured":"Wolf, C.: Yosys manual (2013). www.clifford.at\/yosys\/files\/yosys_manual.pdf. Accessed 02 Apr 2020"},{"key":"12_CR10","unstructured":"Berkeley Logic Synthesis and Verification Group, ABC: System for Sequential Synthesis and Verification. https:\/\/github.com\/berkeley-abc\/abc"},{"key":"12_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"29","DOI":"10.1007\/3-540-36400-5_4","volume-title":"Cryptographic Hardware and Embedded Systems - CHES 2002","author":"D Agrawal","year":"2003","unstructured":"Agrawal, D., Archambeault, B., Rao, J.R., Rohatgi, P.: The EM side\u2014channel(s). In: Kaliski, B.S., Ko\u00e7, K., Paar, C. (eds.) CHES 2002. LNCS, vol. 2523, pp. 29\u201345. Springer, Heidelberg (2003). https:\/\/doi.org\/10.1007\/3-540-36400-5_4"},{"key":"12_CR12","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"341","DOI":"10.1007\/978-3-642-37119-6_22","volume-title":"Foundations and Practice of Security","author":"C O\u2019Flynn","year":"2013","unstructured":"O\u2019Flynn, C., Chen, Z.: A case study of side-channel analysis using decoupling capacitor power measurement with the OpenADC. In: Garcia-Alfaro, J., Cuppens, F., Cuppens-Boulahia, N., Miri, A., Tawbi, N. (eds.) FPS 2012. LNCS, vol. 7743, pp. 341\u2013356. Springer, Heidelberg (2013). https:\/\/doi.org\/10.1007\/978-3-642-37119-6_22"},{"key":"12_CR13","series-title":"Advances in Information Security","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-38162-6","volume-title":"Power Analysis Attacks: Revealing the Secrets of Smart Cards","author":"S Mangard","year":"2007","unstructured":"Mangard, S., Oswald, E., Popp, T.: Power Analysis Attacks: Revealing the Secrets of Smart Cards. Advances in Information Security, Springer, Heidelberg (2007). https:\/\/doi.org\/10.1007\/978-0-387-38162-6"},{"key":"12_CR14","doi-asserted-by":"crossref","unstructured":"Beckhoff, C., Koch, D., Torresen, J.: Go ahead: a partial reconfiguration framework. In: IEEE 20th International Symposium on Field-Programmable Custom Computing Machines, Toronto, ON, pp. 37\u201344 (2012)","DOI":"10.1109\/FCCM.2012.17"},{"key":"12_CR15","doi-asserted-by":"publisher","unstructured":"Ziener, D., et al.: FPGA-based dynamically reconfigurable SQL query processing. ACM Trans. Reconfigurable Technol. Syst. 9, 4 (2016). https:\/\/doi.org\/10.1145\/2845087. Article 25 24 pages","DOI":"10.1145\/2845087"},{"key":"12_CR16","doi-asserted-by":"crossref","unstructured":"Gross, H., Mangard, S., Korak, T.: Domain-oriented masking: compact masked hardware implementations with arbitrary protection order. Cryptology ePrint Archive, Report 2016\/486 (2016). https:\/\/eprint.iacr.org\/2016\/486","DOI":"10.1145\/2996366.2996426"},{"key":"12_CR17","doi-asserted-by":"crossref","unstructured":"Zhao, M., Suh, G.E.: FPGA-based remote power side-channel attacks. In: IEEE S&P, pp. 229\u2013244 (2018)","DOI":"10.1109\/SP.2018.00049"},{"issue":"3","key":"12_CR18","doi-asserted-by":"publisher","first-page":"121","DOI":"10.46586\/tches.v2020.i3.121-146","volume":"2020","author":"J Krautter","year":"2020","unstructured":"Krautter, J., Gnad, D., Tahoori, M.: CPAmap: on the complexity of secure FPGA virtualization, multi-tenancy, and physical design. IACR Trans. Cryptogr. Hardw. Embedd. Syst. 2020(3), 121\u2013146 (2020)","journal-title":"IACR Trans. Cryptogr. Hardw. Embedd. Syst."}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing. Architectures, Tools, and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-79025-7_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,22]],"date-time":"2021-06-22T23:54:14Z","timestamp":1624406054000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-79025-7_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"ISBN":["9783030790240","9783030790257"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-79025-7_12","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2021]]},"assertion":[{"value":"23 June 2021","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Applied Reconfigurable Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2021","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"29 June 2021","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 June 2021","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"17","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arc2021","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/project.inria.fr\/arc2021\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"36","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"14","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"11","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"39% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}