{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T03:25:42Z","timestamp":1743045942123,"version":"3.40.3"},"publisher-location":"Cham","reference-count":12,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030790240"},{"type":"electronic","value":"9783030790257"}],"license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021]]},"DOI":"10.1007\/978-3-030-79025-7_16","type":"book-chapter","created":{"date-parts":[[2021,6,22]],"date-time":"2021-06-22T23:50:24Z","timestamp":1624405824000},"page":"232-241","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["A Dataflow Architecture for Real-Time Full-Search Block Motion Estimation"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-1931-3245","authenticated-orcid":false,"given":"Jes\u00fas","family":"Barba","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7641-4643","authenticated-orcid":false,"given":"Juli\u00e1n","family":"Caba","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8019-9640","authenticated-orcid":false,"given":"Soledad","family":"Escolar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3188-4633","authenticated-orcid":false,"given":"Jose A. De La","family":"Torre","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4688-8650","authenticated-orcid":false,"given":"Fernando","family":"Rinc\u00f3n","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7372-1568","authenticated-orcid":false,"given":"Juan C.","family":"L\u00f3pez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,6,23]]},"reference":[{"key":"16_CR1","doi-asserted-by":"publisher","unstructured":"Asano, S., Shun, Z.Z., Maruyama, T.: An FPGA implementation of full-search variable block size motion estimation. In: 2010 International Conference on Field-Programmable Technology, pp. 399\u2013402 (2010). https:\/\/doi.org\/10.1109\/FPT.2010.5681445","DOI":"10.1109\/FPT.2010.5681445"},{"key":"16_CR2","doi-asserted-by":"publisher","unstructured":"D\u2019huys, T., Momcilovic, S., Pratas, F., Sousa, L.: Reconfigurable data flow engine for HEVC motion estimation. In: 2014 IEEE International Conference on Image Processing (ICIP), pp. 1223\u20131227 (2014). https:\/\/doi.org\/10.1109\/ICIP.2014.7025244","DOI":"10.1109\/ICIP.2014.7025244"},{"key":"16_CR3","doi-asserted-by":"publisher","unstructured":"Ghosh, S., Saha, A.: Speed-area optimized FPGA implementation for full search block matching. In: 2007 25th International Conference on Computer Design, pp. 13\u201318, October 2007. https:\/\/doi.org\/10.1109\/ICCD.2007.4601874","DOI":"10.1109\/ICCD.2007.4601874"},{"key":"16_CR4","doi-asserted-by":"publisher","unstructured":"Manikandan, L.C., Nair, S., Anu H., Sanal\u00a0Kumar, K.P., Selvakumar, R.K.: A study and analysis on block matching algorithms for motion estimation in video coding. Cluster Comput. 22(5), 11773\u201311780 (2017). https:\/\/doi.org\/10.1007\/s10586-017-1478-z","DOI":"10.1007\/s10586-017-1478-z"},{"key":"16_CR5","doi-asserted-by":"publisher","unstructured":"Loukil, H., Ghozzi, F., Samet, A., Ben Ayed, M.A., Masmoudi, N.: Hardware implementation of block matching algorithm with FPGA technology. In: Proceedings. The 16th International Conference on Microelectronics, ICM 2004, pp. 542\u2013546, December 2004. https:\/\/doi.org\/10.1109\/ICM.2004.1434720","DOI":"10.1109\/ICM.2004.1434720"},{"key":"16_CR6","doi-asserted-by":"publisher","unstructured":"Mohammadzadeh, M., Eshghi, M., Azadfar, M.M.: Parameterizable implementation of full search block matching algorithm using FPGA for real-time applications. In: Proceedings of the Fifth IEEE International Caracas Conference on Devices, Circuits and Systems, 2004, vol. 1, pp. 200\u2013203, November 2004. https:\/\/doi.org\/10.1109\/ICCDCS.2004.1393383","DOI":"10.1109\/ICCDCS.2004.1393383"},{"key":"16_CR7","doi-asserted-by":"publisher","unstructured":"Olivares, J., Hormigo, J., Villalba, J., Benavides, I., Zapata, E.: Sad computation based on online arithmetic for motion estimation. Microprocess. Microsyst. 30(5), 250\u2013258 (2006). https:\/\/doi.org\/10.1016\/j.micpro.2005.12.006, http:\/\/www.sciencedirect.com\/science\/article\/pii\/S0141933105000943","DOI":"10.1016\/j.micpro.2005.12.006"},{"key":"16_CR8","doi-asserted-by":"publisher","unstructured":"Rangan, K., Reddy, M., Reddy, V.: A FPGA-based architecture for block matching motion estimation algorithm. In: IEEE TENCON 2005, vol. 2007, pp. 1\u20135 (2005). https:\/\/doi.org\/10.1109\/TENCON.2005.301202","DOI":"10.1109\/TENCON.2005.301202"},{"key":"16_CR9","doi-asserted-by":"publisher","unstructured":"Roma, N., Sousa, L.: Efficient and configurable full-search block-matching processors. IEEE Trans. Circ. Syst. Video Technol. 12(12), 1160\u20131167, December 2002. https:\/\/doi.org\/10.1109\/TCSVT.2002.806818","DOI":"10.1109\/TCSVT.2002.806818"},{"key":"16_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"745","DOI":"10.1007\/978-3-540-45234-8_72","volume-title":"Field Programmable Logic and Application","author":"N Roma","year":"2003","unstructured":"Roma, N., Dias, T., Sousa, L.: Customisable core-based architectures for real-time motion estimation on FPGAs. In: Y.. K.. Cheung, P., Constantinides, G.A. (eds.) FPL 2003. LNCS, vol. 2778, pp. 745\u2013754. Springer, Heidelberg (2003). https:\/\/doi.org\/10.1007\/978-3-540-45234-8_72"},{"key":"16_CR11","doi-asserted-by":"publisher","unstructured":"Ryszko, A., Wiatr, K.: An assessment of FPGA suitability for implementation of real-time motion estimation. In: Proceedings Euromicro Symposium on Digital Systems Design, pp. 364\u2013367, September 2001. https:\/\/doi.org\/10.1109\/DSD.2001.952332","DOI":"10.1109\/DSD.2001.952332"},{"key":"16_CR12","doi-asserted-by":"publisher","unstructured":"Wong, S., Vassiliadis, S., Cotofana, S.: A sum of absolute differences implementation in FPGA hardware. In: Proceedings 28th Euromicro Conference, pp. 183\u2013188 (2002). https:\/\/doi.org\/10.1109\/EURMIC.2002.1046155","DOI":"10.1109\/EURMIC.2002.1046155"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing. Architectures, Tools, and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-79025-7_16","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,22]],"date-time":"2021-06-22T23:56:19Z","timestamp":1624406179000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-79025-7_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"ISBN":["9783030790240","9783030790257"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-79025-7_16","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2021]]},"assertion":[{"value":"23 June 2021","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Applied Reconfigurable Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2021","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"29 June 2021","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 June 2021","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"17","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arc2021","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/project.inria.fr\/arc2021\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"36","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"14","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"11","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"39% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}