{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T11:06:37Z","timestamp":1742987197385,"version":"3.40.3"},"publisher-location":"Cham","reference-count":11,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030790240"},{"type":"electronic","value":"9783030790257"}],"license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021]]},"DOI":"10.1007\/978-3-030-79025-7_18","type":"book-chapter","created":{"date-parts":[[2021,6,22]],"date-time":"2021-06-22T23:50:24Z","timestamp":1624405824000},"page":"254-264","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Graviton: A Reconfigurable Memory-Compute Fabric for Data Intensive Applications"],"prefix":"10.1007","author":[{"given":"Ashutosh","family":"Dhar","sequence":"first","affiliation":[]},{"given":"Paul","family":"Reckamp","sequence":"additional","affiliation":[]},{"given":"Jinjun","family":"Xiong","sequence":"additional","affiliation":[]},{"given":"Wen-mei","family":"Hwu","sequence":"additional","affiliation":[]},{"given":"Deming","family":"Chen","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,6,23]]},"reference":[{"issue":"2","key":"18_CR1","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3085572","volume":"14","author":"R Balasubramonian","year":"2017","unstructured":"Balasubramonian, R., et al.: CACTI 7: new tools for interconnect exploration in innovative off-chip memories. ACM Trans. Archit. Code Optim. 14(2), 1\u201325 (2017)","journal-title":"ACM Trans. Archit. Code Optim."},{"issue":"2","key":"18_CR2","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert, N., et al.: The Gem5 simulator. SIGARCH Comput. Archit. News 39(2), 1\u20137 (2011)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"18_CR3","doi-asserted-by":"crossref","unstructured":"Dhar, A., et al.: FReaC cache: folded-logic reconfigurable computing in the last level cache. In: 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)","DOI":"10.1109\/MICRO50266.2020.00021"},{"key":"18_CR4","doi-asserted-by":"crossref","unstructured":"Lin, T.J., et al.: A fine-grain dynamically reconfigurable architecture aimed at reducing the FPGA-ASIC gaps. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 22(12), 2607\u20132620 (2014)","DOI":"10.1109\/TVLSI.2013.2294694"},{"key":"18_CR5","doi-asserted-by":"crossref","unstructured":"Reagen, B., et al.: MachSuite: benchmarks for accelerator design and customized architectures. In: 2014 IEEE International Symposium on Workload Characterization (2014)","DOI":"10.1109\/IISWC.2014.6983050"},{"key":"18_CR6","doi-asserted-by":"publisher","first-page":"74","DOI":"10.1016\/j.vlsi.2017.02.002","volume":"58","author":"A Stillmaker","year":"2017","unstructured":"Stillmaker, A., Baas, B.: Scaling equations for the accurate prediction of CMOS device performance from 180 nm to 7 nm. Integration 58, 74\u201381 (2017)","journal-title":"Integration"},{"key":"18_CR7","doi-asserted-by":"crossref","unstructured":"Sun, C., et al.: DSENT - a tool connecting emerging photonics with electronics for opto-electronic networks-on-chip modeling. In: 2012 IEEE\/ACM Sixth International Symposium on Networks-on-Chip (2012)","DOI":"10.1109\/NOCS.2012.31"},{"key":"18_CR8","doi-asserted-by":"crossref","unstructured":"Wong, H., et al.: Comparing FPGA vs. custom CMOS and the impact on processor microarchitecture. In: Proceedings of the 19th ACM\/SIGDA International Symposium on Field Programmable Gate Arrays (2011)","DOI":"10.1145\/1950413.1950419"},{"issue":"1","key":"18_CR9","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3301298","volume":"12","author":"S Yazdanshenas","year":"2019","unstructured":"Yazdanshenas, S., Betz, V.: COFFE 2: automatic modelling and optimization of complex and heterogeneous FPGA architectures. ACM Trans. Reconfigurable Technol. Syst. 12(1), 1\u201327 (2019)","journal-title":"ACM Trans. Reconfigurable Technol. Syst."},{"key":"18_CR10","doi-asserted-by":"crossref","unstructured":"Zhang, W., et al.: NanoMap: an integrated design optimization flow for a hybrid nanotube\/CMOS dynamically reconfigurable architecture. In: 2007 44th ACM\/IEEE Design Automation Conference (2007)","DOI":"10.1109\/DAC.2007.375176"},{"key":"18_CR11","doi-asserted-by":"crossref","unstructured":"Zhang, W., et al.: NATURE: a hybrid nanotube\/CMOS dynamically reconfigurable architecture. In: 2006 43rd ACM\/IEEE Design Automation Conference (2006)","DOI":"10.1145\/1146909.1147091"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing. Architectures, Tools, and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-79025-7_18","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,22]],"date-time":"2021-06-22T23:59:53Z","timestamp":1624406393000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-79025-7_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"ISBN":["9783030790240","9783030790257"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-79025-7_18","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2021]]},"assertion":[{"value":"23 June 2021","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Applied Reconfigurable Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2021","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"29 June 2021","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 June 2021","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"17","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arc2021","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/project.inria.fr\/arc2021\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"36","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"14","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"11","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"39% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}