{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,22]],"date-time":"2025-10-22T05:23:07Z","timestamp":1761110587830,"version":"3.40.3"},"publisher-location":"Cham","reference-count":18,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030790240"},{"type":"electronic","value":"9783030790257"}],"license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021]]},"DOI":"10.1007\/978-3-030-79025-7_20","type":"book-chapter","created":{"date-parts":[[2021,6,22]],"date-time":"2021-06-22T23:50:24Z","timestamp":1624405824000},"page":"275-284","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Accelerating Convolutional Neural Networks in FPGA-based SoCs using a Soft-Core GPU"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0891-235X","authenticated-orcid":false,"given":"Hector Gerardo","family":"Munoz Hernandez","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1886-0204","authenticated-orcid":false,"given":"Mitko","family":"Veleski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0012-7023","authenticated-orcid":false,"given":"Marcelo","family":"Brandalero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1790-3869","authenticated-orcid":false,"given":"Michael","family":"H\u00fcbner","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,6,23]]},"reference":[{"key":"20_CR1","doi-asserted-by":"publisher","unstructured":"Al Kadi, M., Janssen, B., Huebner, M.: FGPU: an SIMT-architecture for FPGAs. In: ACM\/SIGDA 2016, FPGA 2016, pp. 254\u2013263. Association for Computing Machinery (2016). https:\/\/doi.org\/10.1145\/2847263.2847273","DOI":"10.1145\/2847263.2847273"},{"key":"20_CR2","doi-asserted-by":"crossref","unstructured":"Bacis, M., Natale, G., Del Sozzo, E., Santambrogio, M.D.: A pipelined and scalable dataflow implementation of convolutional neural networks on FPGA. In: IEEE IPDPSW, pp. 90\u201397 (2017)","DOI":"10.1109\/IPDPSW.2017.44"},{"key":"20_CR3","doi-asserted-by":"crossref","unstructured":"Brandalero, M., Munoz Hernandez, H.G., Veleski, M., Kadi, M.A., Rech, P., Huebner, M., et al.: (Special topic submission) Enabling domain-specific architectures with an open-source soft-core GPGPU. In: IEEE IPDPSW, pp. 36\u201343 (2020)","DOI":"10.1109\/IPDPSW50202.2020.00015"},{"key":"20_CR4","doi-asserted-by":"publisher","first-page":"21","DOI":"10.1109\/MM.2018.112130030","volume":"38","author":"J Dean","year":"2018","unstructured":"Dean, J., Patterson, D., Young, C.: A new golden age in computer architecture: empowering the machine-learning revolution. IEEE Micro 38, 21\u201329 (2018). https:\/\/doi.org\/10.1109\/MM.2018.112130030","journal-title":"IEEE Micro"},{"key":"20_CR5","doi-asserted-by":"crossref","unstructured":"Dua, A., Li, Y., Ren, F.: Systolic-CNN: an OpenCL-defined scalable run-time-flexible FPGA accelerator architecture for accelerating convolutional neural network inference in cloud\/edge computing. In: IEEE FCCM, p. 231 (2020)","DOI":"10.1109\/FCCM48280.2020.00064"},{"key":"20_CR6","doi-asserted-by":"crossref","unstructured":"Guan, Y., et al.: FP-DNN: an automated framework for mapping deep neural networks onto FPGAs with RTL-HLS hybrid templates. In: IEEE FCCM, pp. 152\u2013159 (2017)","DOI":"10.1109\/FCCM.2017.25"},{"key":"20_CR7","unstructured":"Hanif, M.A., Putra, R.V.W., Tanvir, M., Hafiz, R., Rehman, S., Shafique, M.: MPNA: a massively-parallel neural array accelerator with dataflow optimization for convolutional neural networks. arXiv: 1810.12910 (2018)"},{"key":"20_CR8","unstructured":"ARM Holdings: Arm Cortex-A9 Processor. 2"},{"key":"20_CR9","doi-asserted-by":"publisher","unstructured":"Krizhevsky, A., Sutskever, I., Hinton, G.E.: ImageNet classification with deep convolutional neural networks. Commun. ACM 60(6), 84\u201390 (2017). https:\/\/doi.org\/10.1145\/3065386","DOI":"10.1145\/3065386"},{"key":"20_CR10","doi-asserted-by":"publisher","unstructured":"Lecun, Y., Bottou, L., Bengio, Y., Haffner, P.: Gradient-based learning applied to document recognition. Proc. IEEE 86(11), 2278\u20132324 (1998). https:\/\/doi.org\/10.1109\/5.726791","DOI":"10.1109\/5.726791"},{"key":"20_CR11","doi-asserted-by":"crossref","unstructured":"Ma, R., et al.: Specializing FGPU for persistent deep learning. In: FPL, pp. 326\u2013333 (2019)","DOI":"10.1109\/FPL.2019.00059"},{"key":"20_CR12","doi-asserted-by":"crossref","unstructured":"Mousouliotis, P., Papaefstathiou, I., Petrou, L.: SqueezeJet-3: an accelerator utilizing FPGA MPSoCs for edge CNN applications. In: IEEE FCCM, p. 236 (2020)","DOI":"10.1109\/FCCM48280.2020.00069"},{"key":"20_CR13","doi-asserted-by":"publisher","unstructured":"Nurvitadhi, E., et al.: Can FPGAs beat GPUs in accelerating next-generation deep neural networks?. In: ACM\/SIGDA 2017, FPGA 2017, pp. 5\u201314. ACM (2017). https:\/\/doi.org\/10.1145\/3020078.3021740","DOI":"10.1145\/3020078.3021740"},{"key":"20_CR14","unstructured":"Tensorflow Keras. https:\/\/www.tensorflow.org\/guide\/keras. Accessed 24 Oct 2020"},{"key":"20_CR15","doi-asserted-by":"publisher","unstructured":"Umuroglu, Y., et al.: FINN: a framework for fast, scalable binarized neural network inference. In: ACM\/SIGDA 2017, FPGA 2017, pp. 65\u201374. Association for Computing Machinery (2017). https:\/\/doi.org\/10.1145\/3020078.3021744","DOI":"10.1145\/3020078.3021744"},{"key":"20_CR16","doi-asserted-by":"publisher","unstructured":"Venieris, S.I., Kouris, A., Bouganis, C.-S.: Toolflows for mapping convolutional neural networks on FPGAs: a survey and future directions 51(3) (2018). https:\/\/doi.org\/10.1145\/3186332","DOI":"10.1145\/3186332"},{"key":"20_CR17","doi-asserted-by":"publisher","unstructured":"Wang, D., Xu, K., Jia, Q., Ghiasi, S.: ABM-SpConv: a novel approach to FPGA-based acceleration of convolutional neural network inference. In: Proceedings of the 56th Annual Design Automation Conference 2019, DAC 2019. Association for Computing Machinery (2019). https:\/\/doi.org\/10.1145\/3316781.3317753","DOI":"10.1145\/3316781.3317753"},{"key":"20_CR18","unstructured":"ZC706 Evaluation Board for the Zynq-7000 xc7z045 SoC Users Guide. https:\/\/www.xilinx.com\/support\/documentation\/boards_and_kits\/zc706\/ug954-zc706-eval-board-xc7z045-ap-soc.pdf. Accessed 15 Dec 2020"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing. Architectures, Tools, and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-79025-7_20","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,22]],"date-time":"2021-06-22T23:59:01Z","timestamp":1624406341000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-79025-7_20"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"ISBN":["9783030790240","9783030790257"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-79025-7_20","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2021]]},"assertion":[{"value":"23 June 2021","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Applied Reconfigurable Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2021","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"29 June 2021","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 June 2021","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"17","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arc2021","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/project.inria.fr\/arc2021\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"36","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"14","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"11","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"39% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}