{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T03:23:07Z","timestamp":1743045787941,"version":"3.40.3"},"publisher-location":"Cham","reference-count":11,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030790240"},{"type":"electronic","value":"9783030790257"}],"license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021]]},"DOI":"10.1007\/978-3-030-79025-7_22","type":"book-chapter","created":{"date-parts":[[2021,6,22]],"date-time":"2021-06-22T23:50:24Z","timestamp":1624405824000},"page":"295-304","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["FPGA Implementation of Custom Floating-Point Logarithm and Division"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9709-2703","authenticated-orcid":false,"given":"Nelson","family":"Campos","sequence":"first","affiliation":[]},{"given":"Slava","family":"Chesnokov","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7570-3670","authenticated-orcid":false,"given":"Eran","family":"Edirisinghe","sequence":"additional","affiliation":[]},{"given":"Alexis","family":"Lluis","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,6,23]]},"reference":[{"key":"22_CR1","unstructured":"Committee, I., et al.: 754\u20132008 IEEE standard for floating-point arithmetic. In: IEEE Computer Society Std, vol. 2008 (2008)"},{"issue":"3","key":"22_CR2","first-page":"1","volume":"11","author":"D Dang","year":"2016","unstructured":"Dang, D., Pack, D.J., Barrett, S.F.: Embedded systems design with the Texas instruments MSP432 32-bit processor. Synth. Lect. Digit. Circ. Syst. 11(3), 1\u2013574 (2016)","journal-title":"Synth. Lect. Digit. Circ. Syst."},{"issue":"4","key":"22_CR3","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1109\/MDT.2011.44","volume":"28","author":"F De Dinechin","year":"2011","unstructured":"De Dinechin, F., Pasca, B.: Designing custom arithmetic data paths with FloPoCo. IEEE Des. Test Comput. 28(4), 18\u201327 (2011)","journal-title":"IEEE Des. Test Comput."},{"issue":"12","key":"22_CR4","doi-asserted-by":"publisher","first-page":"2031","DOI":"10.1109\/TC.2017.2703923","volume":"66","author":"M Langhammer","year":"2017","unstructured":"Langhammer, M., Pasca, B.: Single precision logarithm and exponential architectures for hard floating-point enabled FPGAs. IEEE Trans. Comput. 66(12), 2031\u20132043 (2017)","journal-title":"IEEE Trans. Comput."},{"issue":"10","key":"22_CR5","doi-asserted-by":"publisher","first-page":"1990","DOI":"10.1109\/TCAD.2006.873887","volume":"25","author":"DU Lee","year":"2006","unstructured":"Lee, D.U., Gaffar, A.A., Cheung, R.C., Mencer, O., Luk, W., Constantinides, G.A.: Accuracy-guaranteed bit-width optimization. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 25(10), 1990\u20132000 (2006)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circ. Syst."},{"issue":"5","key":"22_CR6","doi-asserted-by":"publisher","first-page":"686","DOI":"10.1109\/TC.2007.70847","volume":"57","author":"DU Lee","year":"2008","unstructured":"Lee, D.U., Cheung, R., Luk, W., Villasenor, J.: Hardware implementation trade-offs of polynomial approximations and interpolations. IEEE Trans. Comput. 57(5), 686\u2013701 (2008)","journal-title":"IEEE Trans. Comput."},{"issue":"4","key":"22_CR7","doi-asserted-by":"publisher","first-page":"567","DOI":"10.1109\/TC.2007.1013","volume":"56","author":"DU Lee","year":"2007","unstructured":"Lee, D.U., Villasenor, J.D.: A bit-width optimization methodology for polynomial-based function evaluation. IEEE Trans. Comput. 56(4), 567\u2013571 (2007)","journal-title":"IEEE Trans. Comput."},{"key":"22_CR8","unstructured":"McKerns, M., Strand, L., Sullivan, T., Fang, A., Aivazis, M.: Proceedings of the 10th Python in Science Conference (2011)"},{"key":"22_CR9","doi-asserted-by":"crossref","unstructured":"Pasca, B.: Correctly rounded floating-point division for DSP-enabled FPGAs. In: 22nd International Conference on Field Programmable Logic and Applications (FPL), pp. 249\u2013254. IEEE (2012)","DOI":"10.1109\/FPL.2012.6339189"},{"key":"22_CR10","doi-asserted-by":"crossref","unstructured":"Renczes, B., Koll\u00e1r, I.: Roundoff errors in the evaluation of the cost function in sine wave based ADC testing. In: 20th IMEKO TC4 International Symposium and 18th International Workshop on ADC Modelling and Testing, pp. 15\u201317 (2014)","DOI":"10.21014\/acta_imeko.v4i3.289"},{"key":"22_CR11","unstructured":"Xilinx: LogiCORE IP Floating-Point Operator v7.0. https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/floating_point\/v7_0\/pg060-floating-point.pdf"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing. Architectures, Tools, and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-79025-7_22","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,22]],"date-time":"2021-06-22T23:57:56Z","timestamp":1624406276000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-79025-7_22"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"ISBN":["9783030790240","9783030790257"],"references-count":11,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-79025-7_22","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2021]]},"assertion":[{"value":"23 June 2021","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Applied Reconfigurable Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2021","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"29 June 2021","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 June 2021","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"17","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arc2021","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/project.inria.fr\/arc2021\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"36","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"14","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"11","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"39% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}