{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T20:24:51Z","timestamp":1742934291768,"version":"3.40.3"},"publisher-location":"Cham","reference-count":12,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030790240"},{"type":"electronic","value":"9783030790257"}],"license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021]]},"DOI":"10.1007\/978-3-030-79025-7_23","type":"book-chapter","created":{"date-parts":[[2021,6,22]],"date-time":"2021-06-22T23:50:24Z","timestamp":1624405824000},"page":"305-314","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["On the Suitability of Read only Memory for FPGA-Based CAM Emulation Using Partial Reconfiguration"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9821-7467","authenticated-orcid":false,"given":"Muhammad","family":"Irfan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1013-7727","authenticated-orcid":false,"given":"Kizheppatt","family":"Vipin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6764-0729","authenticated-orcid":false,"given":"Ray C. C.","family":"Cheung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,6,23]]},"reference":[{"key":"23_CR1","doi-asserted-by":"crossref","unstructured":"Ahmed, A., Park, K., Baeg, S.: Resource-efficient SRAM-based ternary content addressable memory. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 25(4), 1583\u20131587 (2017)","DOI":"10.1109\/TVLSI.2016.2636294"},{"key":"23_CR2","unstructured":"Garrault, P., Philofsky, B.: HDL coding practices to accelerate design performance. Technical Report. Xilinx Inc. (2006)"},{"key":"23_CR3","doi-asserted-by":"publisher","first-page":"96060","DOI":"10.1109\/ACCESS.2019.2927108","volume":"7","author":"M Irfan","year":"2019","unstructured":"Irfan, M., Ullah, Z., Cheung, R.C.: D-TCAM: a high-performance distributed ram based TCAM architecture on FPGAs. IEEE Access 7, 96060\u201396069 (2019)","journal-title":"IEEE Access"},{"issue":"8","key":"23_CR4","doi-asserted-by":"publisher","first-page":"1311","DOI":"10.1109\/JPROC.2015.2434888","volume":"103","author":"R Karam","year":"2015","unstructured":"Karam, R., Puri, R., Ghosh, S., Bhunia, S.: Emerging trends in design and applications of memory-based computing and content-addressable memories. Proc. IEEE 103(8), 1311\u20131330 (2015)","journal-title":"Proc. IEEE"},{"issue":"1","key":"23_CR5","doi-asserted-by":"publisher","first-page":"1800345","DOI":"10.1002\/admt.201800345","volume":"4","author":"V Kornijcuk","year":"2019","unstructured":"Kornijcuk, V., et al.: Reconfigurable spike routing architectures for on-chip local learning in neuromorphic systems. Adv. Mater. Technol. 4(1), 1800345 (2019)","journal-title":"Adv. Mater. Technol."},{"issue":"9","key":"23_CR6","first-page":"1102","volume":"64","author":"XT Nguyen","year":"2017","unstructured":"Nguyen, X.T., Nguyen, H.T., Pham, C.K.: A scalable high-performance priority encoder using 1D-array to 2D-array conversion. IEEE Trans. Circ. Syst. II Express Briefs 64(9), 1102\u20131106 (2017)","journal-title":"IEEE Trans. Circ. Syst. II Express Briefs"},{"key":"23_CR7","doi-asserted-by":"crossref","unstructured":"Reviriego, P., Ullah, A., Pontarelli, S.: PR-TCAM: efficient TCAM emulation on Xilinx FPGAs using partial reconfiguration. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 27(8), 1952\u20131956 (2019)","DOI":"10.1109\/TVLSI.2019.2903980"},{"key":"23_CR8","unstructured":"Somasundaram, M.: Circuits to generate a sequential index for an input number in a pre-defined list of numbers. US Patent 7,155,563, 26 Dec 2006"},{"issue":"1","key":"23_CR9","first-page":"1","volume":"20","author":"VS Srinivasavarma","year":"2020","unstructured":"Srinivasavarma, V.S., Vidhyut, S.: A TCAM-based caching architecture framework for packet classification. ACM Trans. Embed. Comput. Syst. (TECS) 20(1), 1\u201319 (2020)","journal-title":"ACM Trans. Embed. Comput. Syst. (TECS)"},{"issue":"3","key":"23_CR10","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3403702","volume":"13","author":"Q Tang","year":"2020","unstructured":"Tang, Q., Wang, Z., Guo, B., Zhu, L.H., Wei, J.B.: Partitioning and scheduling with module merging on dynamic partial reconfigurable FPGAs. ACM Trans. Reconfig. Technol. Syst. (TRETS) 13(3), 1\u201324 (2020)","journal-title":"ACM Trans. Reconfig. Technol. Syst. (TRETS)"},{"issue":"12","key":"23_CR11","doi-asserted-by":"publisher","first-page":"2969","DOI":"10.1109\/TCSI.2012.2215736","volume":"59","author":"Z Ullah","year":"2012","unstructured":"Ullah, Z., Ilgon, K., Baeg, S.: Hybrid partitioned SRAM-based ternary content addressable memory. IEEE Trans. Circ. Syst. I Regul. Pap. 59(12), 2969\u20132979 (2012)","journal-title":"IEEE Trans. Circ. Syst. I Regul. Pap."},{"issue":"4","key":"23_CR12","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3193827","volume":"51","author":"K Vipin","year":"2018","unstructured":"Vipin, K., Fahmy, S.A.: FPGA dynamic and partial reconfiguration: a survey of architectures, methods, and applications. ACM Comput. Surv. (CSUR) 51(4), 1\u201339 (2018)","journal-title":"ACM Comput. Surv. (CSUR)"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing. Architectures, Tools, and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-79025-7_23","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,23]],"date-time":"2021-06-23T00:01:10Z","timestamp":1624406470000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-79025-7_23"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"ISBN":["9783030790240","9783030790257"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-79025-7_23","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2021]]},"assertion":[{"value":"23 June 2021","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Applied Reconfigurable Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2021","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"29 June 2021","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 June 2021","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"17","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arc2021","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/project.inria.fr\/arc2021\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"36","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"14","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"11","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"39% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}