{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,5]],"date-time":"2026-06-05T15:57:27Z","timestamp":1780675047747,"version":"3.54.1"},"publisher-location":"Cham","reference-count":16,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783030790240","type":"print"},{"value":"9783030790257","type":"electronic"}],"license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021]]},"DOI":"10.1007\/978-3-030-79025-7_5","type":"book-chapter","created":{"date-parts":[[2021,6,22]],"date-time":"2021-06-22T23:50:24Z","timestamp":1624405824000},"page":"65-80","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":7,"title":["Hardware Based Loop Optimization for CGRA Architectures"],"prefix":"10.1007","author":[{"given":"Chilankamol","family":"Sunny","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7550-2641","authenticated-orcid":false,"given":"Satyajit","family":"Das","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8122-1192","authenticated-orcid":false,"given":"Kevin J. M.","family":"Martin","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7222-5271","authenticated-orcid":false,"given":"Philippe","family":"Coussy","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2021,6,23]]},"reference":[{"key":"5_CR1","doi-asserted-by":"crossref","unstructured":"Bajwa, R.S., et al.: Instruction buffering to reduce power in processors for signal processing. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 5(4), 417\u2013424 (1997)","DOI":"10.1109\/92.645068"},{"key":"5_CR2","doi-asserted-by":"crossref","unstructured":"Balasubramanian, M., Dave, S., Shrivastava, A., Jeyapaul, R.: LASER: a hardware\/software approach to accelerate complicated loops on CGRAs. In: 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1069\u20131074. IEEE (2018)","DOI":"10.23919\/DATE.2018.8342170"},{"key":"5_CR3","doi-asserted-by":"crossref","unstructured":"Das, S., Martin, K.J., Coussy, P., Rossi, D.: A heterogeneous cluster with reconfigurable accelerator for energy efficient near-sensor data analytics. In: 2018 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1\u20135. IEEE (2018)","DOI":"10.1109\/ISCAS.2018.8351749"},{"key":"5_CR4","doi-asserted-by":"crossref","unstructured":"Das, S., Martin, K.J., Coussy, P., Rossi, D., Benini, L.: Efficient mapping of CDFG onto coarse-grained reconfigurable array architectures. In: 2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 127\u2013132. IEEE (2017)","DOI":"10.1109\/ASPDAC.2017.7858308"},{"issue":"6","key":"5_CR5","doi-asserted-by":"publisher","first-page":"1095","DOI":"10.1109\/TCAD.2018.2834397","volume":"38","author":"S Das","year":"2018","unstructured":"Das, S., Martin, K.J., Rossi, D., Coussy, P., Benini, L.: An energy-efficient integrated programmable array accelerator and compilation flow for near-sensor ultralow power processing. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 38(6), 1095\u20131108 (2018)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"5_CR6","unstructured":"Dragomir, O.S., Bertels, K.: Extending loop unrolling and shifting for reconfigurable architectures. In: Architectures and Compilers for Embedded Systems (ACES), pp. 61\u201364 (2010)"},{"key":"5_CR7","doi-asserted-by":"crossref","unstructured":"Gautschi, M., et al.: Near-threshold RISC-V core with DSP extensions for scalable IoT endpoint devices. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 25(10), 2700\u20132713 (2017)","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"5_CR8","doi-asserted-by":"crossref","unstructured":"Hamzeh, M., Shrivastava, A., Vrudhula, S.: EPIMap: using epimorphism to map applications on CGRAs. In: Proceedings of the 49th Annual Design Automation Conference, pp. 1284\u20131291 (2012)","DOI":"10.1145\/2228360.2228600"},{"issue":"2","key":"5_CR9","doi-asserted-by":"publisher","first-page":"200","DOI":"10.1109\/TC.2007.70790","volume":"57","author":"N Kavvadias","year":"2008","unstructured":"Kavvadias, N., Nikolaidis, S.: Elimination of overhead operations in complex loop structures for embedded microprocessors. IEEE Trans. Comput. 57(2), 200\u2013214 (2008)","journal-title":"IEEE Trans. Comput."},{"key":"5_CR10","doi-asserted-by":"crossref","unstructured":"Liu, D., Yin, S., Liu, L., Wei, S.: Polyhedral model based mapping optimization of loop nests for CGRAs. In: Proceedings of the 50th Annual Design Automation Conference, pp. 1\u20138 (2013)","DOI":"10.1145\/2463209.2488757"},{"key":"5_CR11","doi-asserted-by":"crossref","unstructured":"Masuyama, K., Fujita, Y., Okuhara, H., Amano, H.: A 297mops\/0.4 mw ultra low power coarse-grained reconfigurable accelerator CMA-SOTB-2. In: 2015 International Conference on ReConFigurable Computing and FPGAs (ReConFig), pp. 1\u20136. IEEE (2015)","DOI":"10.1109\/ReConFig.2015.7393280"},{"key":"5_CR12","doi-asserted-by":"crossref","unstructured":"Mathew, B., Davis, A.: A loop accelerator for low power embedded VLIW processors. In: Proceedings of the 2nd IEEE\/ACM\/IFIP International Conference on Hardware\/Software Codesign and System Synthesis, pp. 6\u201311 (2004)","DOI":"10.1145\/1016720.1016726"},{"key":"5_CR13","doi-asserted-by":"crossref","unstructured":"Park, H., Fan, K., Mahlke, S.A., Oh, T., Kim, H., Kim, H.S.: Edge-centric modulo scheduling for coarse-grained reconfigurable architectures. In: Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques, pp. 166\u2013176 (2008)","DOI":"10.1145\/1454115.1454140"},{"key":"5_CR14","doi-asserted-by":"crossref","unstructured":"Prabhakar, R., et al.: Plasticine: a reconfigurable architecture for parallel patterns. In: 2017 ACM\/IEEE 44th Annual International Symposium on Computer Architecture (ISCA), pp. 389\u2013402. IEEE (2017)","DOI":"10.1145\/3079856.3080256"},{"key":"5_CR15","unstructured":"Tsao, Y.L., Chen, W.H., Cheng, W.S., Lin, M.C., Jou, S.J.: Hardware nested looping of parameterized and embedded DSP core. In: Proceedings of IEEE International [Systems-on-Chip] SOC Conference, pp. 49\u201352. IEEE (2003)"},{"key":"5_CR16","doi-asserted-by":"crossref","unstructured":"Vadivel, K., Wijtvliet, M., Jordans, R., Corporaal, H.: Loop overhead reduction techniques for coarse grained reconfigurable architectures. In: 2017 Euromicro Conference on Digital System Design (DSD), pp. 14\u201321. IEEE (2017)","DOI":"10.1109\/DSD.2017.83"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing. Architectures, Tools, and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-79025-7_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,22]],"date-time":"2021-06-22T23:52:26Z","timestamp":1624405946000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-79025-7_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"ISBN":["9783030790240","9783030790257"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-79025-7_5","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2021]]},"assertion":[{"value":"23 June 2021","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Applied Reconfigurable Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2021","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"29 June 2021","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 June 2021","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"17","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arc2021","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/project.inria.fr\/arc2021\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"36","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"14","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"11","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"39% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}