{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,4]],"date-time":"2025-04-04T19:44:46Z","timestamp":1743795886825,"version":"3.40.3"},"publisher-location":"Cham","reference-count":10,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030790240"},{"type":"electronic","value":"9783030790257"}],"license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021]]},"DOI":"10.1007\/978-3-030-79025-7_6","type":"book-chapter","created":{"date-parts":[[2021,6,22]],"date-time":"2021-06-22T23:50:24Z","timestamp":1624405824000},"page":"81-92","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Supporting On-Chip Dynamic Parallelism for Task-Based Hardware Accelerators"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-5927-4426","authenticated-orcid":false,"given":"Carsten","family":"Heinz","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1164-3082","authenticated-orcid":false,"given":"Andreas","family":"Koch","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,6,23]]},"reference":[{"key":"6_CR1","doi-asserted-by":"crossref","unstructured":"Canis, A., et al.: LegUp: high-level synthesis for FPGA-based processor\/accelerator systems. In: Proceedings of the 19th ACM\/SIGDA International Symposium on Field Programmable Gate Arrays, pp. 33\u201336 (2011)","DOI":"10.1145\/1950413.1950423"},{"key":"6_CR2","doi-asserted-by":"crossref","unstructured":"Chen, T., Srinath, S., Batten, C., Suh, G.E.: An architectural framework for accelerating dynamic parallel algorithms on reconfigurable hardware. In: 2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 55\u201367. IEEE (2018)","DOI":"10.1109\/MICRO.2018.00014"},{"key":"6_CR3","unstructured":"Dubucq, T., Forlini, T., Dos Reis, V.L., Santos, I.: Matrix: bench - benchmarking the state-of-the-art task execution frameworks of many-task computing (2015)"},{"key":"6_CR4","doi-asserted-by":"crossref","unstructured":"Ernsting, S., Kuchen, H.: A scalable farm skeleton for hybrid parallel and distributed programming. Int. J. Parallel Program. 42(6), 968\u2013987 (2014). https:\/\/doi.org\/10.1007\/s10766-013-0269-2","DOI":"10.1007\/s10766-013-0269-2"},{"key":"6_CR5","doi-asserted-by":"publisher","unstructured":"Heinz, C., Hofmann, J.A., Sommer, L., Koch, A.: Improving job launch rates in the TaPaSCo FPGA middleware by hardware\/software-co-design. In: 2020 IEEE\/ACM International Workshop on Runtime and Operating Systems for Supercomputers (ROSS), pp. 22\u201330 (2020). https:\/\/doi.org\/10.1109\/ROSS51935.2020.00008","DOI":"10.1109\/ROSS51935.2020.00008"},{"key":"6_CR6","doi-asserted-by":"crossref","unstructured":"Heinz, C., Hofmann, J., Korinth, J., Sommer, L., Weber, L., Koch, A.: The TaPaSCo open-source toolflow. J. Signal Process. Syst. (2021). https:\/\/doi.org\/10.1007\/s11265-021-01640-8","DOI":"10.1007\/s11265-021-01640-8"},{"key":"6_CR7","doi-asserted-by":"publisher","unstructured":"M\u00fchlbach, S., Brunner, M., Roblee, C., Koch, A.: MalCoBox: designing a 10 Gb\/s malware collection honeypot using reconfigurable technology. In: 2010 International Conference on Field Programmable Logic and Applications, pp. 592\u2013595 (2010). https:\/\/doi.org\/10.1109\/FPL.2010.116","DOI":"10.1109\/FPL.2010.116"},{"issue":"4","key":"6_CR8","doi-asserted-by":"publisher","first-page":"651","DOI":"10.1145\/2954679.2872415","volume":"51","author":"R Prabhakar","year":"2016","unstructured":"Prabhakar, R., et al.: Generating configurable hardware from parallel patterns. ACM SIGPLAN Notices 51(4), 651\u2013665 (2016)","journal-title":"ACM SIGPLAN Notices"},{"key":"6_CR9","doi-asserted-by":"crossref","unstructured":"Vin\u00e7on, T., et al.: nKV in action: accelerating KV-stores on native computation storage with near-data processing. In: Proceedings of the VLDB Endowment, vol. 13 (2020)","DOI":"10.1145\/3399666.3399934"},{"key":"6_CR10","unstructured":"Xilinx Inc: Performance and resource utilization for axi4-stream interconnect rtl v1.1. https:\/\/www.xilinx.com\/support\/documentation\/ip_documentation\/ru\/axis-interconnect.html#virtexuplus"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing. Architectures, Tools, and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-79025-7_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,22]],"date-time":"2021-06-22T23:51:30Z","timestamp":1624405890000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-79025-7_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"ISBN":["9783030790240","9783030790257"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-79025-7_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2021]]},"assertion":[{"value":"23 June 2021","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Applied Reconfigurable Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2021","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"29 June 2021","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 June 2021","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"17","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arc2021","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/project.inria.fr\/arc2021\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"36","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"14","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"11","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"39% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}