{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,21]],"date-time":"2025-06-21T22:40:09Z","timestamp":1750545609466,"version":"3.41.0"},"publisher-location":"Cham","reference-count":19,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030794774"},{"type":"electronic","value":"9783030794781"}],"license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021]]},"DOI":"10.1007\/978-3-030-79478-1_17","type":"book-chapter","created":{"date-parts":[[2021,6,22]],"date-time":"2021-06-22T16:04:37Z","timestamp":1624377877000},"page":"191-202","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["FPGA-Based Multi-precision Architecture for Accelerating Large-Scale Floating-Point Matrix Computing"],"prefix":"10.1007","author":[{"given":"Longlong","family":"Zhang","sequence":"first","affiliation":[]},{"given":"Yuanxi","family":"Peng","sequence":"additional","affiliation":[]},{"given":"Xiao","family":"Hu","sequence":"additional","affiliation":[]},{"given":"Ahui","family":"Huang","sequence":"additional","affiliation":[]},{"given":"Tian","family":"Tian","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,6,23]]},"reference":[{"key":"17_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"101","DOI":"10.1007\/3-540-44687-7_11","volume-title":"Field-Programmable Logic and Applications","author":"A Amira","year":"2001","unstructured":"Amira, A., Bouridane, A., Milligan, P.: Accelerating matrix product on reconfigurable hardware for signal processing. In: Brebner, G., Woods, R. (eds.) FPL 2001. LNCS, vol. 2147, pp. 101\u2013111. Springer, Heidelberg (2001). https:\/\/doi.org\/10.1007\/3-540-44687-7_11"},{"key":"17_CR2","doi-asserted-by":"publisher","first-page":"236","DOI":"10.1049\/ip-cds:20040838","volume":"152","author":"F Bensaali","year":"2005","unstructured":"Bensaali, F., Amira, A., Bouridane, A.: Accelerating matrix product on reconfigurable hardware for image processing applications. IEE Proc. Circ. Devices Syst. 152, 236\u2013246 (2005)","journal-title":"IEE Proc. Circ. Devices Syst."},{"issue":"3","key":"17_CR3","doi-asserted-by":"publisher","first-page":"23","DOI":"10.1145\/3079758","volume":"10","author":"ZQ Liu","year":"2017","unstructured":"Liu, Z.Q., et al.: Throughput-optimized FPGA accelerator for deep convolutional neural networks. ACM Trans. Reconfigurable Technol. Syst. 10(3), 23 (2017)","journal-title":"ACM Trans. Reconfigurable Technol. Syst."},{"issue":"4","key":"17_CR4","doi-asserted-by":"publisher","first-page":"249","DOI":"10.1049\/iet-cdt.2011.0132","volume":"6","author":"Z Jovanovic","year":"2012","unstructured":"Jovanovic, Z., Milutinovic, V.: FPGA accelerator for floating-point matrix multiplication. IET Comput. Digit. Tech. 6(4), 249\u2013256 (2012)","journal-title":"IET Comput. Digit. Tech."},{"key":"17_CR5","doi-asserted-by":"crossref","unstructured":"Sonawane, D., Sutaone, M.S., Malek, I.: Systolic architecture for integer point matrix multiplication using FPGA, pp. 3822\u20133825 (2009)","DOI":"10.1109\/ICIEA.2009.5138921"},{"issue":"1","key":"17_CR6","doi-asserted-by":"publisher","first-page":"20","DOI":"10.3390\/electronics8010094","volume":"8","author":"A Abbaszadeh","year":"2019","unstructured":"Abbaszadeh, A., et al.: An scalable matrix computing unit architecture for FPGA, and SCUMO user design interface. Electronics 8(1), 20 (2019)","journal-title":"Electronics"},{"key":"17_CR7","doi-asserted-by":"crossref","unstructured":"Qasim, S.M., Abbasi, S.A., Almashary, B.: A proposed FPGA-based parallel architecture for matrix multiplication. In: Proceedings of the IEEE Asia Pacific Conference on Circuits and Systems (2008)","DOI":"10.1109\/APCCAS.2008.4746382"},{"key":"17_CR8","first-page":"1632","volume":"37","author":"LT Zhou","year":"2015","unstructured":"Zhou, L.T., et al.: Research on Systolic multiplication technology based on FPGA. Comput. Eng. Sci. 37, 1632\u20131636 (2015)","journal-title":"Comput. Eng. Sci."},{"issue":"11","key":"17_CR9","doi-asserted-by":"publisher","first-page":"1305","DOI":"10.1109\/TVLSI.2005.859562","volume":"13","author":"J-W Jang","year":"2005","unstructured":"Jang, J.-W., Choi, S.B., Prasanna, V.K.: Energy- and time-efficient matrix multiplication on FPGAs. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 13(11), 1305\u20131319 (2005). https:\/\/doi.org\/10.1109\/TVLSI.2005.859562","journal-title":"IEEE Trans. Very Large Scale Integr. (VLSI) Syst."},{"issue":"4","key":"17_CR10","doi-asserted-by":"publisher","first-page":"433","DOI":"10.1109\/TPDS.2007.1001","volume":"18","author":"L Zhuo","year":"2007","unstructured":"Zhuo, L., Prasanna, V.K.: Scalable and modular algorithms for floating-point matrix multiplication on reconfigurable computing systems. IEEE Trans. Parallel Distrib. Syst. 18(4), 433\u2013448 (2007)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"issue":"3","key":"17_CR11","doi-asserted-by":"publisher","first-page":"322","DOI":"10.1007\/s10766-010-0131-8","volume":"38","author":"VBY Kumar","year":"2010","unstructured":"Kumar, V.B.Y., et al.: FPGA based high performance double-precision matrix multiplication. Int. J. Parallel Prog. 38(3), 322\u2013338 (2010)","journal-title":"Int. J. Parallel Prog."},{"key":"17_CR12","doi-asserted-by":"crossref","unstructured":"Dou, Y., et al.: 64-bit floating-point FPGA matrix multiplication. In: Proceedings of the 2005 ACM\/SIGDA 13th International Symposium on Field-Programmable Gate Arrays, Monterey, California, USA, pp. 86\u201395. Association for Computing Machinery (2005)","DOI":"10.1145\/1046192.1046204"},{"key":"17_CR13","doi-asserted-by":"crossref","unstructured":"Wu, G.M., Dou, Y., Wang, M.: High performance and memory efficient implementation of matrix multiplication on FPGAs. In: 2010 International Conference on Field-Programmable Technology, Beijing, pp. 134\u2013137 (2010)","DOI":"10.1109\/FPT.2010.5681769"},{"key":"17_CR14","doi-asserted-by":"crossref","unstructured":"Jia, X., Wu, G.M., Xie, X.H.: A high-performance accelerator for floating-point matrix multiplication. In: 2017 15th IEEE International Symposium on Parallel and Distributed Processing with Applications, pp. 396\u2013402. IEEE, New York (2017)","DOI":"10.1109\/ISPA\/IUCC.2017.00063"},{"issue":"20","key":"17_CR15","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1002\/cpe.3850","volume":"29","author":"YR Qiao","year":"2017","unstructured":"Qiao, Y.R., et al.: FPGA-accelerated deep convolutional neural networks for high throughput and energy efficiency. Concurr. Comput.-Pract. Exp. 29(20), 20 (2017)","journal-title":"Concurr. Comput.-Pract. Exp."},{"key":"17_CR16","doi-asserted-by":"crossref","unstructured":"Shen, J., et al.: Towards a multi-array architecture for accelerating large-scale matrix multiplication on FPGAs (2018)","DOI":"10.1109\/ISCAS.2018.8351474"},{"key":"17_CR17","first-page":"92469","volume":"8","author":"L Zhang","year":"2020","unstructured":"Zhang, L., et al.: A scalable architecture for accelerating multi-operation and continuous floating-point matrix computing on FPGAs. IEEE Access 8, 92469\u201392478 (2020)","journal-title":"IEEE Access"},{"key":"17_CR18","unstructured":"Tian, T.: The Research and Implementation of High Performance SIMD Floating-Point Multiplication Accumulator Unit for FT-XDSP. National University of Defense Technology (2013)"},{"key":"17_CR19","doi-asserted-by":"crossref","unstructured":"Wang, W.Q., et al.: A universal FPGA-based floating-point matrix processor for mobile systems. In: Proceedings of the 2014 International Conference on Field-Programmable Technology, pp. 139\u2013146. IEEE, New York (2014)","DOI":"10.1109\/FPT.2014.7082766"}],"container-title":["Lecture Notes in Computer Science","Network and Parallel Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-79478-1_17","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,21]],"date-time":"2025-06-21T22:03:40Z","timestamp":1750543420000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-79478-1_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"ISBN":["9783030794774","9783030794781"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-79478-1_17","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2021]]},"assertion":[{"value":"23 June 2021","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"NPC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP International Conference on Network and Parallel Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Zhengzhou","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"China","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2020","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 September 2020","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 September 2020","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"17","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"npc2020","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/www.ncic.ac.cn\/npc2020\/index.html","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}