{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,21]],"date-time":"2025-06-21T22:40:08Z","timestamp":1750545608914,"version":"3.41.0"},"publisher-location":"Cham","reference-count":17,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030794774"},{"type":"electronic","value":"9783030794781"}],"license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021]]},"DOI":"10.1007\/978-3-030-79478-1_37","type":"book-chapter","created":{"date-parts":[[2021,6,22]],"date-time":"2021-06-22T16:04:37Z","timestamp":1624377877000},"page":"437-451","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["CompressedCache: Enabling Storage Compression on Neuromorphic Processor for Liquid State Machine"],"prefix":"10.1007","author":[{"given":"Zhijie","family":"Yang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rui","family":"Gong","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lianhua","family":"Qu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ziyang","family":"Kang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li","family":"Luo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lei","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weixia","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,6,23]]},"reference":[{"issue":"11","key":"37_CR1","doi-asserted-by":"publisher","first-page":"2531","DOI":"10.1162\/089976602760407955","volume":"14","author":"W Maass","year":"2002","unstructured":"Maass, W., Natschlager, T., Markram, H.: Real-time computing without stable states: a new framework for neural computation based on perturbations. Neural Comput. 14(11), 2531\u20132560 (2002)","journal-title":"Neural Comput."},{"key":"37_CR2","doi-asserted-by":"crossref","unstructured":"Diehl, P.U., et al.: Conversion of artificial recurrent neural networks to spiking neural networks for low-power neuromorphic hardware. In: 2016 IEEE International Conference on Rebooting Computing, pp. 1\u20138 (2016)","DOI":"10.1109\/ICRC.2016.7738691"},{"issue":"6","key":"37_CR3","doi-asserted-by":"publisher","first-page":"84","DOI":"10.1145\/3065386","volume":"60","author":"A Krizhevsky","year":"2017","unstructured":"Krizhevsky, A., Sutskever, I., Hinton, G.E.: ImageNet classification with deep convolutional neural networks. Commun. ACM 60(6), 84\u201390 (2017)","journal-title":"Commun. ACM"},{"issue":"10","key":"37_CR4","doi-asserted-by":"publisher","first-page":"1537","DOI":"10.1109\/TCAD.2015.2474396","volume":"34","author":"F Akopyan","year":"2015","unstructured":"Akopyan, F., et al.: Truenorth: design and tool flow of a 65 mW 1 million neuron programmable neurosynaptic chip. IEEE Trans. Comput.-aided Des. Integr. Circuits Syst. 34(10), 1537\u20131557 (2015)","journal-title":"IEEE Trans. Comput.-aided Des. Integr. Circuits Syst."},{"issue":"1","key":"37_CR5","doi-asserted-by":"publisher","first-page":"82","DOI":"10.1109\/MM.2018.112130359","volume":"38","author":"M Davies","year":"2018","unstructured":"Davies, M., et al.: Loihi: a neuromorphic manycore processor with on-chip learning. IEEE Micro 38(1), 82\u201399 (2018)","journal-title":"IEEE Micro"},{"issue":"5","key":"37_CR6","doi-asserted-by":"publisher","first-page":"699","DOI":"10.1109\/JPROC.2014.2313565","volume":"102","author":"BV Benjamin","year":"2014","unstructured":"Benjamin, B.V., et al.: Neurogrid: a mixed-analog-digital multichip system for large-scale neural simulations. Proc. IEEE 102(5), 699\u2013716 (2014)","journal-title":"Proc. IEEE"},{"key":"37_CR7","doi-asserted-by":"crossref","unstructured":"Wang, Q., Jin, Y., Li, P.: General-purpose LSM learning processor architecture and theoretically guided design space exploration. Biomed. Circ. Syst. Conf. 1\u20134 (2015)","DOI":"10.1109\/BioCAS.2015.7348397"},{"key":"37_CR8","doi-asserted-by":"crossref","unstructured":"Berner, R., et al.: Dynamic vision sensor for low power applications. Int. Symp. Consum. Electr., 1\u20132 (2014)","DOI":"10.1109\/ISCE.2014.6884527"},{"key":"37_CR9","doi-asserted-by":"crossref","unstructured":"Orchard, G., et al.: Converting static image datasets to spiking neuromorphic datasets using saccades. Front. Neurosci. 437(2015)","DOI":"10.3389\/fnins.2015.00437"},{"key":"37_CR10","doi-asserted-by":"crossref","unstructured":"Amir, A., et al.: A low power, fully event-based gesture recognition system. Comput. Vision pattern Recognit. 7388\u20137397 (2017)","DOI":"10.1109\/CVPR.2017.781"},{"key":"37_CR11","doi-asserted-by":"crossref","unstructured":"Buluc, A., et al.: Parallel sparse matrix-vector and matrix-transpose-vector multiplication using compressed sparse blocks. ACM Symp. Parallel Algorithms Archit. 233\u2013244 (2009)","DOI":"10.1145\/1583991.1584053"},{"key":"37_CR12","doi-asserted-by":"crossref","unstructured":"Smith, S., et al. SPLATT: efficient and parallel sparse tensor-matrix multiplication. Int. Parallel Distrib. Proc. Symp. 61\u201370 (2015)","DOI":"10.1109\/IPDPS.2015.27"},{"key":"37_CR13","doi-asserted-by":"crossref","unstructured":"Zhang, S., et al.: Cambricon-x: an accelerator for sparse neural networks. Int. Symp. Microarchitecture, 1\u201312 (2016)","DOI":"10.1109\/MICRO.2016.7783723"},{"key":"37_CR14","doi-asserted-by":"crossref","unstructured":"Pal, S., et al. OuterSPACE: an outer product based sparse matrix multiplication accelerator. High-performance Comput. Archit. 724\u2013736 (2018)","DOI":"10.1109\/HPCA.2018.00067"},{"key":"37_CR15","doi-asserted-by":"crossref","unstructured":"Stimberg, M., Romain, B., Goodman, D.F.M.: Brian 2, an intuitive and efficient neural simulator. eLife (2019)","DOI":"10.1101\/595710"},{"key":"37_CR16","doi-asserted-by":"crossref","unstructured":"He, W., et al.: Comparing SNNs and RNNs on neuromorphic vision datasets: similarities and differences. arXiv (2020)","DOI":"10.1016\/j.neunet.2020.08.001"},{"key":"37_CR17","unstructured":"Jin, Y., Liu, Y., Li, P.: SSO-LSM: a sparse and self-organizing architecture for liquid state machine based neural processors. Int. Symp. Nanoscale Archit. 55\u201360 (2016)"}],"container-title":["Lecture Notes in Computer Science","Network and Parallel Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-79478-1_37","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,21]],"date-time":"2025-06-21T22:03:07Z","timestamp":1750543387000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-79478-1_37"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"ISBN":["9783030794774","9783030794781"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-79478-1_37","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2021]]},"assertion":[{"value":"23 June 2021","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"NPC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP International Conference on Network and Parallel Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Zhengzhou","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"China","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2020","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 September 2020","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 September 2020","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"17","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"npc2020","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/www.ncic.ac.cn\/npc2020\/index.html","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}