{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,27]],"date-time":"2025-09-27T21:45:17Z","timestamp":1759009517580,"version":"3.41.2"},"publisher-location":"Cham","reference-count":20,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030816407"},{"type":"electronic","value":"9783030816414"}],"license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021]]},"DOI":"10.1007\/978-3-030-81641-4_1","type":"book-chapter","created":{"date-parts":[[2021,7,14]],"date-time":"2021-07-14T13:05:01Z","timestamp":1626267901000},"page":"1-19","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Low-Power High-Speed ADCs for ADC-Based Wireline Receivers in 22 nm FDSOI"],"prefix":"10.1007","author":[{"given":"David","family":"Cordova","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wim","family":"Cops","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yann","family":"Deval","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fran\u00e7ois","family":"Rivet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Herve","family":"Lapuyade","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nicolas","family":"Nodenot","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yohan","family":"Piccin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,7,15]]},"reference":[{"key":"1_CR1","doi-asserted-by":"crossref","unstructured":"Hudner, J., Carey, D., Casey, R., et al.: A 112GB\/S PAM4 wireline receiver using a 64-Way time-interleaved SAR ADC in 16NM FinFET. In: 2018 IEEE Symposium on VLSI Circuits, pp. 47\u201348, June 2018","DOI":"10.1109\/VLSIC.2018.8502436"},{"issue":"3","key":"1_CR2","doi-asserted-by":"publisher","first-page":"821","DOI":"10.1109\/JSSC.2018.2884352","volume":"54","author":"K Sun","year":"2019","unstructured":"Sun, K., Wang, G., Zhang, Q., Elahmadi, S., Gui, P.: A 56-GS\/s 8-bit time-interleaved ADC With ENOB and BW enhancement techniques in 28-nm CMOS. IEEE J. Solid State Circuits 54(3), 821\u2013833 (2019)","journal-title":"IEEE J. Solid State Circuits"},{"issue":"3","key":"1_CR3","doi-asserted-by":"publisher","first-page":"636","DOI":"10.1109\/JSSC.2016.2519397","volume":"51","author":"L Kull","year":"2016","unstructured":"Kull, L., et al.: Implementation of low-power 6\u20138 b 30\u201390 GS\/s time-interleaved ADCs with optimized input bandwidth in 32 nm CMOS. IEEE J. Solid State Circuits 51(3), 636\u2013648 (2016)","journal-title":"IEEE J. Solid State Circuits"},{"key":"1_CR4","doi-asserted-by":"crossref","unstructured":"Wei, H., et al.: A 0.024mm2 8b 400MS\/s SAR ADC with 2b\/cycle and resistive DAC in 65nm CMOS. In: 2011 IEEE International Solid-State Circuits Conference, pp. 188\u2013190, February 2011","DOI":"10.1109\/ISSCC.2011.5746276"},{"issue":"12","key":"1_CR5","doi-asserted-by":"publisher","first-page":"3049","DOI":"10.1109\/JSSC.2013.2279571","volume":"48","author":"L Kull","year":"2013","unstructured":"Kull, L., et al.: A 3.1 mW 8b 1.2 GS\/s single-channel asynchronous SAR ADC with alternate comparators for enhanced speed in 32 nm digital SOI CMOS. IEEE J. Solid State Circuits 48(12), 3049\u20133058 (2013)","journal-title":"IEEE J. Solid State Circuits"},{"key":"1_CR6","doi-asserted-by":"crossref","unstructured":"Choo, K.D., Bell, J., Flynn, M.P.: 27.3 area-efficient 1GS\/s 6b SAR ADC with charge-injection-cell-based DAC. In: 2016 IEEE International Solid-State Circuits Conference (ISSCC), pp. 460\u2013461, January 2016","DOI":"10.1109\/ISSCC.2016.7418106"},{"issue":"7","key":"1_CR7","doi-asserted-by":"publisher","first-page":"1889","DOI":"10.1109\/JSSC.2018.2822823","volume":"53","author":"AT Ramkaj","year":"2018","unstructured":"Ramkaj, A.T., Strackx, M., Steyaert, M.S.J., Tavernier, F.: A 1.25-GS\/s 7-b SAR ADC with 36.4-dB SNDR at 5 GHz using switch-bootstrapping, USPC DAC and triple-tail comparator in 28-nm CMOS. IEEE J. Solid State Circuits 53(7), 1889\u20131901 (2018)","journal-title":"IEEE J. Solid State Circuits"},{"key":"1_CR8","doi-asserted-by":"crossref","unstructured":"Cordova, D., et al.: A hierarchical track and hold circuit for high speed ADT-based receivers in 22nm FDSOI. In: 2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS), pp. 358\u2013361 (2019)","DOI":"10.1109\/ICECS46596.2019.8964972"},{"key":"1_CR9","doi-asserted-by":"crossref","unstructured":"Cordova, D., et al.: A 0.8V 875MS\/s 7b low-power SAR ADC for ADC-based Wireline Receivers in 22nm FDSOI. In: 2020 IFIP\/IEEE 28th International Conference on Very Large Scale Integration (VLSI-SoC) (2020)","DOI":"10.1109\/VLSI-SOC46417.2020.9344084"},{"key":"1_CR10","unstructured":"IEEE P802.3ck: 100 Gb\/s, 200 Gb\/s, and 400 Gb\/s Electrical Interfaces Task Force (2019). http:\/\/www.ieee802.org\/3\/ck\/"},{"issue":"4","key":"1_CR11","doi-asserted-by":"publisher","first-page":"938","DOI":"10.1109\/JSSC.2012.2185356","volume":"47","author":"E Chen","year":"2012","unstructured":"Chen, E., Yousry, R., Yang, C.K.: Power optimized ADC-based serial link receiver. IEEE J. Solid State Circuits 47(4), 938\u2013951 (2012)","journal-title":"IEEE J. Solid State Circuits"},{"key":"1_CR12","series-title":"Analog Circuits and Signal Processing","doi-asserted-by":"publisher","first-page":"25","DOI":"10.1007\/978-3-319-39624-8_3","volume-title":"Charge-Sharing SAR ADCs for Low-Voltage Low-Power Applications","author":"T Rabuske","year":"2017","unstructured":"Rabuske, T., Fernandes, J.: Review of SAR ADC switching schemes. In: Rabuske, T., Fernandes, J. (eds.) Charge-Sharing SAR ADCs for Low-Voltage Low-Power Applications. Analog Circuits and Signal Processing, pp. 25\u201367. Springer, Cham (2017). https:\/\/doi.org\/10.1007\/978-3-319-39624-8_3"},{"issue":"2","key":"1_CR13","doi-asserted-by":"publisher","first-page":"247","DOI":"10.1109\/JSSC.2006.889372","volume":"42","author":"BP Ginsburg","year":"2007","unstructured":"Ginsburg, B.P., Chandrakasan, A.P.: Dual time-interleaved successive approximation register ADCs for an ultra-wideband receiver. IEEE J. Solid-State Circuits 42(2), 247\u2013257 (2007)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"4","key":"1_CR14","doi-asserted-by":"publisher","first-page":"731","DOI":"10.1109\/JSSC.2010.2042254","volume":"45","author":"C Liu","year":"2010","unstructured":"Liu, C., Chang, S., Huang, G., Lin, Y.: A 10-bit 50-MS\/s SAR ADC with a monotonic capacitor switching procedure. IEEE J. Solid-State Circuits 45(4), 731\u2013740 (2010)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"1_CR15","doi-asserted-by":"crossref","unstructured":"Deng, L., Yang, C., Zhao, M., Liu, Y., Wu, X.: A 12-bit 200KS\/s SAR ADC with a mixed switching scheme and integer-based split capacitor array. In: 2013 IEEE 11th International New Circuits and Systems Conference (NEWCAS), pp. 1\u20134, June 2013","DOI":"10.1109\/NEWCAS.2013.6573564"},{"key":"1_CR16","doi-asserted-by":"crossref","unstructured":"Zhu, Y., et al.: A power-efficient capacitor structure for high-speed charge recycling SAR ADCs. In: 2008 15th IEEE International Conference on Electronics, Circuits and Systems, pp. 642\u2013645 (2008)","DOI":"10.1109\/ICECS.2008.4674935"},{"issue":"8","key":"1_CR17","doi-asserted-by":"publisher","first-page":"2817","DOI":"10.1109\/TCSI.2019.2909032","volume":"66","author":"H Xu","year":"2019","unstructured":"Xu, H., Abidi, A.A.: Analysis and design of regenerative comparators for low offset and noise. IEEE Trans. Circuits Syst. I Regul. Papers 66(8), 2817\u20132830 (2019)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Papers"},{"key":"1_CR18","doi-asserted-by":"publisher","first-page":"91","DOI":"10.1016\/j.mejo.2019.05.004","volume":"89","author":"H Omran","year":"2019","unstructured":"Omran, H.: Fast and accurate technique for comparator offset voltage simulation. Microelectr. J. 89, 91\u201397 (2019)","journal-title":"Microelectr. J."},{"key":"1_CR19","doi-asserted-by":"crossref","unstructured":"Carter, R., et al.: 22nm FDSOI technology for emerging mobile, Internet-of-Things, and RF applications. In: 2016 IEEE International Electron Devices Meeting (IEDM), pp. 2.2.1\u20132.2.4, December 2016","DOI":"10.1109\/IEDM.2016.7838029"},{"key":"1_CR20","unstructured":"Murmann, B.: ADC Performance Survey 1997\u20132020. http:\/\/web.stanford.edu\/~murmann\/adcsurvey.html"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: Design Trends"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-81641-4_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,13]],"date-time":"2025-07-13T22:03:24Z","timestamp":1752444204000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-81641-4_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"ISBN":["9783030816407","9783030816414"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-81641-4_1","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2021]]},"assertion":[{"value":"15 July 2021","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VLSI-SoC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP\/IEEE International Conference on Very Large Scale Integration - System on a Chip","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Salt Lake City, UT","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"USA","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2020","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 October 2020","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"9 October 2020","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vlsi-soc2020","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/vlsisoc2020.eng.utah.edu\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}