{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,13]],"date-time":"2025-07-13T22:40:03Z","timestamp":1752446403379,"version":"3.41.2"},"publisher-location":"Cham","reference-count":27,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030816407"},{"type":"electronic","value":"9783030816414"}],"license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021]]},"DOI":"10.1007\/978-3-030-81641-4_10","type":"book-chapter","created":{"date-parts":[[2021,7,14]],"date-time":"2021-07-14T13:05:01Z","timestamp":1626267901000},"page":"205-233","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Modular Functional Testing: Targeting the Small Embedded Memories in GPUs"],"prefix":"10.1007","author":[{"given":"Josie Esteban Rodriguez","family":"Condia","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matteo","family":"Sonza Reorda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,7,15]]},"reference":[{"key":"10_CR1","doi-asserted-by":"publisher","first-page":"148","DOI":"10.1016\/j.vlsi.2017.07.007","volume":"59","author":"W Shi","year":"2017","unstructured":"Shi, W., Alawieh, M.B., Li, X., Yu, H.: Algorithm and hardware implementation for visual perception system in autonomous vehicle: a survey. Integration 59, 148\u2013156 (2017)","journal-title":"Integration"},{"key":"10_CR2","doi-asserted-by":"crossref","unstructured":"Hamdioui, S., Gizopoulos, D., Guido, G., Nicolaidis, M., Grasset, A., Bonnot, P., Reliability challenges of real-time systems in forthcoming technology nodes. In: 2013 Design, Automation Test in Europe Conference Exhibition (DATE), pp. 129\u2013134 (2013)","DOI":"10.7873\/DATE.2013.040"},{"key":"10_CR3","doi-asserted-by":"crossref","unstructured":"Agbo, I., Taouil, M., Hamdioui, S., Weckx, P., Cosemans, S., Catthoor, F., Dehaene, W.: Read path degradation analysis in SRAM. In: 2016 21th IEEE European Test Symposium (ETS), pp. 1\u20132 (2016)","DOI":"10.1109\/ETS.2016.7519325"},{"key":"10_CR4","doi-asserted-by":"crossref","unstructured":"Chen, X., Wang, Y., Liang, Y., Xie, Y., Yang, H.: Run-time technique for simultaneous aging and power optimization in GPGPUs. In: 2014 51st ACM\/EDAC\/IEEE Design Automation Conference (DAC), pp. 1\u20136 (2014)","DOI":"10.1145\/2593069.2593208"},{"key":"10_CR5","unstructured":"Becker, A.J., Pathirane, C.A.S., Aitken R.C.: Memory built-in self-test for a data processing apparatus, US Patent 9,449,717, 20 September 2016"},{"key":"10_CR6","unstructured":"Gulati, R., et al.: Self-test during idle cycles for shader core of GPU, US Patent 10,628,274, 21 April 2020"},{"key":"10_CR7","doi-asserted-by":"crossref","unstructured":"Psarakis, M., Gizopoulos, D., Sanchez, E., Sonza Reorda M.: Microprocessor software-based self-testing. IEEE Design Test Comput. 27(3), 4\u201319 (2010)","DOI":"10.1109\/MDT.2010.5"},{"key":"10_CR8","doi-asserted-by":"crossref","unstructured":"Condia, J.E.R., Narducci, P., Sonza Reorda, M., Sterpone, L.: A dynamic hardware redundancy mechanism for the in-field fault detection in cores of GPGPUs. In: 2020 23rd International Symposium on Design and Diagnostics of Electronic Circuits Systems (DDECS), pp. 1\u20136 (2020)","DOI":"10.1109\/DDECS50862.2020.9095665"},{"key":"10_CR9","doi-asserted-by":"crossref","unstructured":"Condia, J.E.R., Narducci, P., Sonza Reorda, M., Sterpone, L.: A dynamic reconfiguration mechanism to increase the reliability of GPGPUs. In: 2020 IEEE 38th VLSI Test Symposium (VTS), pp. 1\u20136 (2020)","DOI":"10.1109\/VTS48691.2020.9107572"},{"issue":"5","key":"10_CR10","doi-asserted-by":"publisher","first-page":"105","DOI":"10.1145\/1837853.1693470","volume":"45","author":"SS Baghsorkhi","year":"2010","unstructured":"Baghsorkhi, S.S., Delahaye, M., Patel, S.J., Gropp, W.D., Hwu, W.-M.W.: An adaptive performance modeling tool for GPU architectures. SIGPLAN Not. 45(5), 105\u2013114 (2010)","journal-title":"SIGPLAN Not."},{"key":"10_CR11","doi-asserted-by":"crossref","unstructured":"Coutinho, B., Sampaio, D., Pereira, F.M.Q., Meira Jr., W.: Profiling divergences in GPU applications. Concurr. Comput. Pract. Exp. 25(6), 775\u2013789 (2013)","DOI":"10.1002\/cpe.2853"},{"issue":"1","key":"10_CR12","doi-asserted-by":"publisher","first-page":"72","DOI":"10.1109\/TPDS.2016.2549523","volume":"28","author":"X Mei","year":"2017","unstructured":"Mei, X., Chu, X.: Dissecting GPU memory hierarchy through microbenchmarking. IEEE Trans. Parallel Distrib. Syst. 28(1), 72\u201386 (2017)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"10_CR13","doi-asserted-by":"crossref","unstructured":"Bernardi, P., Grosso, M., Sanchez, E., Ballan, O.: Fault grading of software-based self-test procedures for dependable automotive applications. In: 2011 Design, Automation Test in Europe, pp. 1\u20132 (2011)","DOI":"10.1109\/DATE.2011.5763092"},{"key":"10_CR14","doi-asserted-by":"publisher","first-page":"362","DOI":"10.1016\/j.vlsi.2018.04.015","volume":"62","author":"M Abdel-Majeed","year":"2018","unstructured":"Abdel-Majeed, M., Dweik, W.: Low overhead online periodic testing for GPGPUs. Integration 62, 362\u2013370 (2018)","journal-title":"Integration"},{"key":"10_CR15","doi-asserted-by":"crossref","unstructured":"Di Carlo, S., et al.: A software-based self test of CUDA fermi GPUs. In: 2013 18th IEEE European Test Symposium (ETS), pp. 1\u20136 (2013)","DOI":"10.1109\/ETS.2013.6569353"},{"key":"10_CR16","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1016\/j.jpdc.2016.01.001","volume":"90\u201391","author":"D Defour","year":"2016","unstructured":"Defour, D., Petit, E.: A software scheduling solution to avoid corrupted units on GPUs. J. Parallel Distrib. Comput. 90\u201391, 1\u20138 (2016)","journal-title":"J. Parallel Distrib. Comput."},{"key":"10_CR17","doi-asserted-by":"crossref","unstructured":"Sabena, D., Sonza Reorda, M., Sterpone, L., Rech, P., Carro, L.: On the evaluation of soft-errors detection techniques for GPGPUs. In: 2013 8th IEEE Design and Test Symposium, pp. 1\u20136 (2013)","DOI":"10.1109\/IDT.2013.6727092"},{"key":"10_CR18","doi-asserted-by":"crossref","unstructured":"Condia, J.E.R., Sonza Reorda, M.: Testing permanent faults in pipeline registers of GPGPUs: a multi-kernel approach. In: 2019 IEEE 25th International Symposium on On-Line Testing and Robust System Design (IOLTS), pp. 97\u2013102 (2019)","DOI":"10.1109\/IOLTS.2019.8854463"},{"key":"10_CR19","doi-asserted-by":"crossref","unstructured":"Condia, J.E.R., Sonza Reorda, M.: On the testing of special memories in GPGPUs. In: 2020 IEEE 26th International Symposium on On-Line Testing and Robust System Design (IOLTS), pp. 1\u20136 (2020)","DOI":"10.1109\/IOLTS50870.2020.9159711"},{"key":"10_CR20","doi-asserted-by":"crossref","unstructured":"Di Carlo, S., Condia, J.E.R., Sonza Reorda, M.: An on-line testing technique for the scheduler memory of a GPGPU. IEEE Access, vol. 8, pp. 16 893\u201316 912 (2020)","DOI":"10.1109\/ACCESS.2020.2968139"},{"key":"10_CR21","doi-asserted-by":"crossref","unstructured":"Du, B., Condia, J.E.R., Sonza Reorda, M., Sterpone, L.: About the functional test of the GPGPU scheduler. In: 2018 IEEE 24th International Symposium on On-Line Testing And Robust System Design (IOLTS), pp. 85\u201390 (2018)","DOI":"10.1109\/IOLTS.2018.8474174"},{"key":"10_CR22","doi-asserted-by":"crossref","unstructured":"Di Carlo, S., Condia, J.E.R., Sonza Reorda M.: On the in-field test of the GPGPU scheduler memory. In: 2019 IEEE 22nd International Symposium on Design and Diagnostics of Electronic Circuits Systems (DDECS), pp. 1\u20136 (2019)","DOI":"10.1109\/DDECS.2019.8724672"},{"key":"10_CR23","doi-asserted-by":"crossref","unstructured":"Condia, J.E.R., Sonza Reorda, M.: Testing the divergence stack memory on GPGPUs: a modular in-field test strategy. In: 28th IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC 2020), pp. 1\u20136 (2020)","DOI":"10.1109\/VLSI-SOC46417.2020.9344088"},{"key":"10_CR24","doi-asserted-by":"crossref","unstructured":"Flynn, M.J.: Some computer organizations and their effectiveness. IEEE Trans. Comput. C-21(9), 948\u2013960 (1972)","DOI":"10.1109\/TC.1972.5009071"},{"key":"10_CR25","doi-asserted-by":"crossref","unstructured":"Condia, J.E.R., Du, B., Sonza Reorda, M., Sterpone, L.: FlexGripPlus: an improved GPGPU model to support reliability analysis. Microelectr. Reliab. 109, 113660 (2020)","DOI":"10.1016\/j.microrel.2020.113660"},{"key":"10_CR26","doi-asserted-by":"crossref","unstructured":"Andryc, K., Merchant, M., Tessier, R.: FlexGrip: a soft GPGPU for FPGAs. In: International Conference on Field-Programmable Technology (FPT) 2013, pp. 230\u2013237 (2013)","DOI":"10.1109\/FPT.2013.6718358"},{"key":"10_CR27","doi-asserted-by":"crossref","unstructured":"Apostolakis, A., Psarakis, M., Gizopoulos, D., Paschalis, A., Parulkar, I.: Exploiting thread-level parallelism in functional self-testing of CMT processors. In: 2009 14th IEEE European Test Symposium, pp. 33\u201338","DOI":"10.1109\/ETS.2009.31"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: Design Trends"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-81641-4_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,13]],"date-time":"2025-07-13T22:02:39Z","timestamp":1752444159000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-81641-4_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"ISBN":["9783030816407","9783030816414"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-81641-4_10","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2021]]},"assertion":[{"value":"15 July 2021","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VLSI-SoC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP\/IEEE International Conference on Very Large Scale Integration - System on a Chip","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Salt Lake City, UT","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"USA","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2020","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 October 2020","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"9 October 2020","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vlsi-soc2020","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/vlsisoc2020.eng.utah.edu\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}