{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,13]],"date-time":"2025-07-13T22:40:03Z","timestamp":1752446403792,"version":"3.41.2"},"publisher-location":"Cham","reference-count":27,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030816407"},{"type":"electronic","value":"9783030816414"}],"license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021]]},"DOI":"10.1007\/978-3-030-81641-4_13","type":"book-chapter","created":{"date-parts":[[2021,7,14]],"date-time":"2021-07-14T13:05:01Z","timestamp":1626267901000},"page":"279-300","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["3D Nanofabric: Layout Challenges and Solutions for Ultra-scaled Logic Designs"],"prefix":"10.1007","author":[{"given":"Edouard","family":"Giacomin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juergen","family":"Boemmels","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Julien","family":"Ryckaert","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francky","family":"Catthoor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pierre-Emmanuel","family":"Gaillardon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,7,15]]},"reference":[{"key":"13_CR1","doi-asserted-by":"publisher","unstructured":"Natarajan, S., et al.: A 14nm logic technology featuring 2$$^{\\rm nd}$$-generation FinFET, air-gapped interconnects, self-aligned double patterning and a 0.0588 $$\\upmu $$m$$^2$$ SRAM cell size. In: 2014 IEEE International Electron Devices Meeting, San Francisco, CA, pp. 3.7.1\u20133.7.3 (2014). https:\/\/doi.org\/10.1109\/IEDM.2014.7046976","DOI":"10.1109\/IEDM.2014.7046976"},{"key":"13_CR2","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-71752-4","volume-title":"FinFETs and Other Multi-Gate Transistors","author":"JP Colinge","year":"2007","unstructured":"Colinge, J.P.: FinFETs and Other Multi-Gate Transistors, 1st edn. Springer, Boston (2007). https:\/\/doi.org\/10.1007\/978-0-387-71752-4","edition":"1"},{"key":"13_CR3","doi-asserted-by":"publisher","unstructured":"Yoon, S.W., Yang, D.W., Koo, J.H., Padmanathan, M., Carson, F.: 3D TSV processes and its assembly\/packaging technology. In: 2009 IEEE International Conference on 3D System Integration, San Francisco, CA, pp. 1\u20135 (2009). https:\/\/doi.org\/10.1109\/3DIC.2009.5306535","DOI":"10.1109\/3DIC.2009.5306535"},{"key":"13_CR4","doi-asserted-by":"publisher","unstructured":"Chua, T.T., et al.: 3D interconnection process development and integration with low stress TSV. In: 2010 Proceedings 60th Electronic Components and Technology Conference (ECTC), Las Vegas, NV, pp. 798\u2013802 (2010). https:\/\/doi.org\/10.1109\/ECTC.2010.5490728","DOI":"10.1109\/ECTC.2010.5490728"},{"key":"13_CR5","doi-asserted-by":"publisher","unstructured":"Van Olmen, J., et al.: 3D stacked IC demonstration using a through silicon via first approach. In: 2008 IEEE International Electron Devices Meeting, San Francisco, CA, pp. 1\u20134 (2008). https:\/\/doi.org\/10.1109\/IEDM.2008.4796763","DOI":"10.1109\/IEDM.2008.4796763"},{"key":"13_CR6","doi-asserted-by":"publisher","unstructured":"Beyne, E., et al.: Through-silicon via and die stacking technologies for microsystems-integration. In: 2008 IEEE International Electron Devices Meeting, San Francisco, CA, pp. 1\u20134 (2008). https:\/\/doi.org\/10.1109\/IEDM.2008.4796734","DOI":"10.1109\/IEDM.2008.4796734"},{"key":"13_CR7","doi-asserted-by":"publisher","unstructured":"Chaabouni, H., et al.: Investigation on TSV impact on 65nm CMOS devices and circuits. In: 2010 International Electron Devices Meeting, San Francisco, CA, pp. 35.1.1\u201335.1.4 (2010). https:\/\/doi.org\/10.1109\/IEDM.2010.5703479","DOI":"10.1109\/IEDM.2010.5703479"},{"key":"13_CR8","doi-asserted-by":"publisher","unstructured":"Ruythooren, W., Beltran, A., Labie, R.: Cu-Cu bonding alternative to solder based micro-bumping. In: 2007 9th Electronics Packaging Technology Conference, Singapore, pp. 315\u2013318 (2007). https:\/\/doi.org\/10.1109\/EPTC.2007.4469706","DOI":"10.1109\/EPTC.2007.4469706"},{"issue":"2","key":"13_CR9","doi-asserted-by":"publisher","first-page":"023503","DOI":"10.1063\/1.4955486","volume":"109","author":"Z Zheng","year":"2016","unstructured":"Zheng, Z., et al.: Demonstration of ultra-thin buried oxide germanium-on-insulator MOSFETs by direct wafer bonding and polishing techniques. Appl. Phys. Lett. 109(2), 023503 (2016). https:\/\/doi.org\/10.1063\/1.4955486","journal-title":"Appl. Phys. Lett."},{"key":"13_CR10","doi-asserted-by":"publisher","unstructured":"Batude, P., et al.: Advances, challenges and opportunities in 3D CMOS sequential integration. In: 2011 International Electron Devices Meeting, Washington, DC, pp. 7.3.1\u20137.3.4 (2011). https:\/\/doi.org\/10.1109\/IEDM.2011.6131506","DOI":"10.1109\/IEDM.2011.6131506"},{"key":"13_CR11","doi-asserted-by":"publisher","unstructured":"Brunet, L., et al.: First demonstration of a CMOS over CMOS 3D VLSI CoolCube\u2122 integration on 300mm wafers. In: 2016 IEEE Symposium on VLSI Technology, Honolulu, HI, pp. 1\u20132 (2016). https:\/\/doi.org\/10.1109\/VLSIT.2016.7573428","DOI":"10.1109\/VLSIT.2016.7573428"},{"key":"13_CR12","doi-asserted-by":"publisher","unstructured":"Mallik, A., et al.: The impact of sequential-3D integration on semiconductor scaling roadmap. In: 2017 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, pp. 32.1.1\u201331.1.4 (2017). https:\/\/doi.org\/10.1109\/IEDM.2017.8268483","DOI":"10.1109\/IEDM.2017.8268483"},{"key":"13_CR13","doi-asserted-by":"publisher","unstructured":"Brunet, L., et al.: Breakthroughs in 3D Sequential technology. In: 2018 IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, pp. 7.2.1\u20137.2.4 (2018). https:\/\/doi.org\/10.1109\/IEDM.2018.8614653","DOI":"10.1109\/IEDM.2018.8614653"},{"key":"13_CR14","doi-asserted-by":"publisher","unstructured":"Vandooren, A., et al.: 3D sequential stacked planar devices on 300 mm wafers featuring replacement metal gate junction-less top devices processed at 525$$^{\\circ }$$C with improved reliability. In: 2018 IEEE Symposium on VLSI Technology, Honolulu, HI, pp. 69\u201370 (2018). https:\/\/doi.org\/10.1109\/VLSIT.2018.8510705","DOI":"10.1109\/VLSIT.2018.8510705"},{"key":"13_CR15","doi-asserted-by":"publisher","unstructured":"Liu, C., Lim, S.K.: A design tradeoff study with monolithic 3D integration. In: Thirteenth International Symposium on Quality Electronic Design (ISQED), Santa Clara, CA, pp. 529\u2013536 (2012). https:\/\/doi.org\/10.1109\/ISQED.2012.6187545","DOI":"10.1109\/ISQED.2012.6187545"},{"key":"13_CR16","doi-asserted-by":"publisher","unstructured":"Andrieu, F., et al.: A review on opportunities brought by 3D-monolithic integration for CMOS device and digital circuit. In: 2018 International Conference on IC Design & Technology (ICICDT), Otranto, pp. 141\u2013144 (2018). https:\/\/doi.org\/10.1109\/ICICDT.2018.8399776","DOI":"10.1109\/ICICDT.2018.8399776"},{"key":"13_CR17","doi-asserted-by":"publisher","unstructured":"Gitlin, D., Vinet, M., Clermidy, F.: Cost model for monolithic 3D integrated circuits. In: 2016 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), Burlingame, CA, pp. 1\u20132 (2016). https:\/\/doi.org\/10.1109\/S3S.2016.7804408","DOI":"10.1109\/S3S.2016.7804408"},{"issue":"12","key":"13_CR18","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1109\/MC.2015.376","volume":"48","author":"M Sabry Aly","year":"2015","unstructured":"Sabry Aly, M., et al.: Energy-efficient abundant-data computing: the N3XT 1,000 x. Computer 48(12), 24\u201333 (2015). https:\/\/doi.org\/10.1109\/MC.2015.376","journal-title":"Computer"},{"issue":"7661","key":"13_CR19","doi-asserted-by":"publisher","first-page":"74","DOI":"10.1038\/nature22994","volume":"547","author":"M Shulaker","year":"2017","unstructured":"Shulaker, M., et al.: Three-dimensional integration of nanotechnologies for computing and data storage on a single chip. Nature 547(7661), 74\u201378 (2017). https:\/\/doi.org\/10.1038\/nature22994","journal-title":"Nature"},{"key":"13_CR20","doi-asserted-by":"crossref","unstructured":"Giacomin, E., Boemmels, J., Ryckaert, J., Catthoor, F., Gaillardon, P.: Layout considerations of logic designs using an N-layer 3D Nanofabric process flow. In: 28th IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), Salt Lake City, UT, USA, 5\u20137 October 2020","DOI":"10.1109\/VLSI-SOC46417.2020.9344089"},{"key":"13_CR21","doi-asserted-by":"publisher","unstructured":"Macha, N.K., Iqbal, M.A., Rahman, M.: Fine-grained 3-D CMOS concept using stacked horizontal nanowire. In: 2016 IEEE\/ACM International Symposium on Nanoscale Architectures (NANOARCH), Beijing, pp. 151\u2013152 (2016). https:\/\/doi.org\/10.1145\/2950067.2950079","DOI":"10.1145\/2950067.2950079"},{"key":"13_CR22","doi-asserted-by":"publisher","unstructured":"Li, M., Shi, J., Rahman, M., Khasanvis, S., Bhat, S., Moritz, C.A.: Skybridge-3D-CMOS: a vertically-composed fine-grained 3D CMOS integrated circuit technology. In: 2016 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), Pittsburgh, PA, pp. 403\u2013408 (2016). https:\/\/doi.org\/10.1109\/ISVLSI.2016.56","DOI":"10.1109\/ISVLSI.2016.56"},{"key":"13_CR23","doi-asserted-by":"publisher","unstructured":"Kang, D., et al.: 13.4 a 512Gb 3-bit\/cell 3D 6$$^{\\rm th}$$-generation V-NAND flash memory with 82MB\/s write throughput and 1.2Gb\/s interface. In: 2019 IEEE International Solid- State Circuits Conference - ISSCC, San Francisco, CA, USA, pp. 216\u2013218 (2019). https:\/\/doi.org\/10.1109\/ISSCC.2019.8662493","DOI":"10.1109\/ISSCC.2019.8662493"},{"key":"13_CR24","doi-asserted-by":"publisher","unstructured":"Siau, C., et al.: 13.5 a 512Gb 3-bit\/cell 3D flash memory on 128-wordline-layer with 132MB\/s write performance featuring circuit-under-array technology. In: 2019 IEEE International Solid-State Circuits Conference - ISSCC, San Francisco, CA, USA, pp. 218\u2013220 (2019). https:\/\/doi.org\/10.1109\/ISSCC.2019.8662445","DOI":"10.1109\/ISSCC.2019.8662445"},{"key":"13_CR25","doi-asserted-by":"publisher","unstructured":"Shibata, N., et al.: 13.1 a 1.33Tb 4-bit\/cell 3D-flash memory on a 96-word-line-layer technology. In: 2019 IEEE International Solid-State Circuits Conference - ISSCC, San Francisco, CA, USA, pp. 210\u2013212 (2019). https:\/\/doi.org\/10.1109\/ISSCC.2019.8662443","DOI":"10.1109\/ISSCC.2019.8662443"},{"key":"13_CR26","unstructured":"Jang, J., et al.: Vertical cell array using TCAT (Terabit Cell Array Transistor) technology for ultra high density NAND flash memory. In: 2009 Symposium on VLSI Technology, Honolulu, HI, pp. 192\u2013193 (2009)"},{"key":"13_CR27","doi-asserted-by":"publisher","first-page":"105","DOI":"10.1016\/j.mejo.2016.04.006","volume":"53","author":"LT Clark","year":"2016","unstructured":"Clark, L.T., et al.: ASAP7: a 7-nm finFET predictive process design kit. Microelectron. J. 53, 105\u2013115 (2016). https:\/\/doi.org\/10.1016\/j.mejo.2016.04.006. ISSN: 0026-2692","journal-title":"Microelectron. J."}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: Design Trends"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-81641-4_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,13]],"date-time":"2025-07-13T22:02:41Z","timestamp":1752444161000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-81641-4_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"ISBN":["9783030816407","9783030816414"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-81641-4_13","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2021]]},"assertion":[{"value":"15 July 2021","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VLSI-SoC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP\/IEEE International Conference on Very Large Scale Integration - System on a Chip","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Salt Lake City, UT","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"USA","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2020","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 October 2020","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"9 October 2020","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vlsi-soc2020","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/vlsisoc2020.eng.utah.edu\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}