{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,13]],"date-time":"2025-07-13T22:40:02Z","timestamp":1752446402981,"version":"3.41.2"},"publisher-location":"Cham","reference-count":19,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030816407"},{"type":"electronic","value":"9783030816414"}],"license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021]]},"DOI":"10.1007\/978-3-030-81641-4_14","type":"book-chapter","created":{"date-parts":[[2021,7,14]],"date-time":"2021-07-14T13:05:01Z","timestamp":1626267901000},"page":"301-321","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["3D Logic Cells Design and Results Based on Vertical NWFET Technology Including Tied Compact Model"],"prefix":"10.1007","author":[{"given":"Arnaud","family":"Poittevin","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chhandak","family":"Mukherjee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ian","family":"O\u2019Connor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cristell","family":"Maneux","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guilhem","family":"Larrieu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marina","family":"Deng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sebastien","family":"Le Beux","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fran\u00e7ois","family":"Marc","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Aur\u00e9lie","family":"Lecestre","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cedric","family":"Marchand","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abhishek","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,7,15]]},"reference":[{"key":"14_CR1","doi-asserted-by":"publisher","first-page":"2437","DOI":"10.1039\/c3nr33738c","volume":"5","author":"G Larrieu","year":"2013","unstructured":"Larrieu, G., Han, X.-L.: Vertical nanowire array-based field effect transistors for ultimate scaling. Nanoscale 5, 2437 (2013). https:\/\/doi.org\/10.1039\/c3nr33738c","journal-title":"Nanoscale"},{"key":"14_CR2","doi-asserted-by":"publisher","unstructured":"Guerfi, Y., Larrieu, G.: Vertical silicon nanowire field effect transistors with nanoscale gate-all-around. Nanoscale Res. Lett. 11, 210 (2016). https:\/\/doi.org\/10.1186\/s11671-016-1396-7","DOI":"10.1186\/s11671-016-1396-7"},{"key":"14_CR3","doi-asserted-by":"publisher","first-page":"105813","DOI":"10.1088\/1402-4896\/ab139b","volume":"94","author":"A Hamza","year":"2019","unstructured":"Hamza, A., Imail, R., Alias, N.E., Peng Tan, M.L., Poorasl, A.: Explicit continuous models of drain current, terminal charges and intrinsic capacitance for a long-channel junctionless nanowire transistor. Phys. Scr. 94, 105813 (2019)","journal-title":"Phys. Scr."},{"key":"14_CR4","doi-asserted-by":"publisher","unstructured":"Lime, F., Moldovan, O., Iniguez, B.: A compact explicit model for long-channel gate-all-around junctionless MOSFETs. Part I: DC characteristics. IEEE Trans. Electron Devices 61, 3036\u20133041 (2014). https:\/\/doi.org\/10.1109\/TED.2014.2340441","DOI":"10.1109\/TED.2014.2340441"},{"key":"14_CR5","doi-asserted-by":"crossref","unstructured":"Mukherjee, C., Larrieu, G., Maneux, C.: Compact modeling of 3D vertical junctionless gate-all-around silicon nanowire transistors. In: EUROSOI ULIS (2020)","DOI":"10.1109\/EUROSOI-ULIS49407.2020.9365473"},{"key":"14_CR6","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1109\/TED.2014.2340441","volume":"131","author":"F Lim","year":"2017","unstructured":"Lim, F., \u00c0vila-Herrera, F., Cerdeira, A., I\u00f1iguez, B.: A compact explicit DC model for short channel Gate-All-Around junctionless MOSFETs. Solid State Electron 131, 24\u201329 (2017). https:\/\/doi.org\/10.1109\/TED.2014.2340441","journal-title":"Solid State Electron"},{"issue":"4","key":"14_CR7","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1109\/TED.2010.2041513","volume":"57","author":"G Zhu","year":"2017","unstructured":"Zhu, G., et al.: Subcircuit compact model for dopant-segregated Schottky gate-all-around Si-nanowire MOSFETs. IEEE Trans. Electron device 57(4), 24\u201329 (2017). https:\/\/doi.org\/10.1109\/TED.2010.2041513","journal-title":"IEEE Trans. Electron device"},{"key":"14_CR8","series-title":"IEEE Press Series on Microelectronic Systems","doi-asserted-by":"publisher","DOI":"10.1002\/9781119523543","volume-title":"Junctionless Field-Effect Transistors: Design, Modeling and Simulation","author":"S Sahay","year":"2019","unstructured":"Sahay, S., Kumar, M.J.: Junctionless Field-Effect Transistors: Design, Modeling and Simulation. IEEE Press Series on Microelectronic Systems, Wiley, Hoboken (2019) https:\/\/b-ok.cc\/book\/4976757\/3a8e5e"},{"key":"14_CR9","doi-asserted-by":"publisher","unstructured":"Gunawan, O., et al.: Measurement of carrier mobility in silicon nanowires. Nano Lett. 8, 1566\u20131571 (2008). https:\/\/doi.org\/10.1021\/nl072646w","DOI":"10.1021\/nl072646w"},{"key":"14_CR10","doi-asserted-by":"publisher","unstructured":"Colinge, J.-P., et al.: Nanowire transistors without junctions. Nat. Nanotechnol. 5, 225\u2013229 (2010). https:\/\/doi.org\/10.1038\/nnano.2010.15","DOI":"10.1038\/nnano.2010.15"},{"key":"14_CR11","doi-asserted-by":"publisher","unstructured":"Clark, L.T., et al.: ASAP7: a 7-nm finFET predictive process design kit. Microelectron. J. 53, 105\u2013115 (2016). https:\/\/doi.org\/10.1016\/j.mejo.2016.04.006","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"14_CR12","doi-asserted-by":"publisher","unstructured":"Raghavan, P., et al.: Holistic device exploration for 7 nm node. In: IEEE Custom Integrated Circuits Conference (CICC), pp. 1\u20135 (2015). https:\/\/doi.org\/10.1109\/IEDM.2016.7838497","DOI":"10.1109\/IEDM.2016.7838497"},{"key":"14_CR13","doi-asserted-by":"publisher","unstructured":"Moroz, V., et al.: Power-performance-area engineering of 5nm nanowire library cells. In: International Conference on Simulation of Semiconductor Processes and Devices (SISPAD), pp. 433\u2013436 (2015). https:\/\/doi.org\/10.1109\/SISPAD.2015.7292353","DOI":"10.1109\/SISPAD.2015.7292353"},{"key":"14_CR14","doi-asserted-by":"publisher","unstructured":"Cui, T., Xie, Q., Wang, Y., Nazarian, S., Pedram, M.: 7nm FinFET standard cell layout characterization and power density prediction in near- and super-threshold voltage regimes. In: International Green Computing Conference, pp. 1\u20137 (2014). https:\/\/doi.org\/10.1109\/IGCC.2014.7039170","DOI":"10.1109\/IGCC.2014.7039170"},{"key":"14_CR15","doi-asserted-by":"publisher","first-page":"1433","DOI":"10.1109\/TED.2015.2414924","volume":"62","author":"D Yakimets","year":"2015","unstructured":"Yakimets, D., et al.: Vertical GAAFETs for the ultimate CMOS scaling. IEEE Trans. Electron Devices 62, 1433\u20131439 (2015). https:\/\/doi.org\/10.1109\/TED.2015.2414924","journal-title":"IEEE Trans. Electron Devices"},{"key":"14_CR16","doi-asserted-by":"publisher","unstructured":"Shi, J., Li, M., Rahman, M., Khasanvis, S., Moritz, C.A.: NP-Dynamic Skybridge: A Fine-Grained 3D IC technology with NP-dynamic logic. IEEE Trans. Emerging Top. Comput. 5, 286\u2013299 (2017). https:\/\/doi.org\/10.1109\/TETC.2017.2684781","DOI":"10.1109\/TETC.2017.2684781"},{"key":"14_CR17","doi-asserted-by":"publisher","unstructured":"Veloso, A., et al.: Challenges and opportunities of vertical FET devices using 3D circuit design layouts. In: IEEE SOI 3D Subthreshold Microelectronics Technology Unified Conference (S3S), pp. 1\u20133 (2016). https:\/\/doi.org\/10.1109\/S3S.2016.7804409","DOI":"10.1109\/S3S.2016.7804409"},{"key":"14_CR18","doi-asserted-by":"publisher","unstructured":"Li, X., et al.: Vertically stacked and independently controlled twin-gate MOSFETs on a single Si nanowire. IEEE Electron Device Lett. 32, 1492\u20131494 (2011). https:\/\/doi.org\/10.1109\/LED.2011.2165693","DOI":"10.1109\/LED.2011.2165693"},{"key":"14_CR19","doi-asserted-by":"publisher","unstructured":"Chhandak, M., et al.: 3D logic cells design and results based on vertical NWFET technology including tied compact model. In: 2020 IFIP\/IEEE 28th International Conference on Very Large Scale Integration (VLSI-SOC), pp. 76\u201381 (2020) https:\/\/doi.org\/10.1109\/VLSI-SOC46417.2020.9344094","DOI":"10.1109\/VLSI-SOC46417.2020.9344094"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: Design Trends"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-81641-4_14","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,13]],"date-time":"2025-07-13T22:02:35Z","timestamp":1752444155000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-81641-4_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"ISBN":["9783030816407","9783030816414"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-81641-4_14","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2021]]},"assertion":[{"value":"15 July 2021","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VLSI-SoC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP\/IEEE International Conference on Very Large Scale Integration - System on a Chip","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Salt Lake City, UT","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"USA","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2020","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 October 2020","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"9 October 2020","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vlsi-soc2020","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/vlsisoc2020.eng.utah.edu\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}