{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,13]],"date-time":"2025-07-13T22:40:04Z","timestamp":1752446404038,"version":"3.41.2"},"publisher-location":"Cham","reference-count":19,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030816407"},{"type":"electronic","value":"9783030816414"}],"license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021]]},"DOI":"10.1007\/978-3-030-81641-4_15","type":"book-chapter","created":{"date-parts":[[2021,7,14]],"date-time":"2021-07-14T13:05:01Z","timestamp":1626267901000},"page":"323-341","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Statistical Array Allocation and Partitioning for Compute In-Memory Fabrics"],"prefix":"10.1007","author":[{"given":"Brian","family":"Crafton","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Samuel","family":"Spetalnick","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gauthaman","family":"Murali","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tushar","family":"Krishna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sung-Kyu","family":"Lim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arijit","family":"Raychowdhury","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,7,15]]},"reference":[{"issue":"1","key":"15_CR1","doi-asserted-by":"publisher","first-page":"127","DOI":"10.1109\/JSSC.2016.2616357","volume":"52","author":"Y-H Chen","year":"2017","unstructured":"Chen, Y.-H., Krishna, T., Emer, J.S., Sze, V.: Eyeriss: an energy-efficient reconfigurable accelerator for deep convolutional neural networks. IEEE J. Solid-State Circuits 52(1), 127\u2013138 (2017)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"1","key":"15_CR2","doi-asserted-by":"publisher","first-page":"82","DOI":"10.1109\/MM.2018.112130359","volume":"38","author":"M Davies","year":"2018","unstructured":"Davies, M., et al.: Loihi: a neuromorphic manycore processor with on-chip learning. IEEE Micro 38(1), 82\u201399 (2018)","journal-title":"IEEE Micro"},{"issue":"3","key":"15_CR3","doi-asserted-by":"publisher","first-page":"14","DOI":"10.1145\/3007787.3001139","volume":"44","author":"A Shafiee","year":"2016","unstructured":"Shafiee, A., et al.: Isaac: a convolutional neural network accelerator with in-situ analog arithmetic in crossbars. ACM SIGARCH Comput. Architect. News 44(3), 14\u201326 (2016)","journal-title":"ACM SIGARCH Comput. Architect. News"},{"key":"15_CR4","doi-asserted-by":"crossref","unstructured":"Crafton, B., Spetalnick, S., Murali, G., Krishna, T., Lim, S.K., Raychowdhury, A.: Breaking barriers: maximizing array utilization for compute in-memory fabrics. In: 2020 IFIP\/IEEE 28th International Conference on Very Large Scale Integration (VLSI-SoC), IEEE (2020)","DOI":"10.1109\/VLSI-SOC46417.2020.9344086"},{"key":"15_CR5","doi-asserted-by":"crossref","unstructured":"Deng, J., Dong, W., Socher, R., Li, L.-J., Li, K., Fei-Fei, L.: Imagenet: a large-scale hierarchical image database. In: IEEE Conference on Computer Vision and Pattern Recognition, 2009 (CVPR 2009). pp. 248\u2013255, IEEE (2009)","DOI":"10.1109\/CVPR.2009.5206848"},{"key":"15_CR6","doi-asserted-by":"crossref","unstructured":"He, K., Zhang, X., Ren, S., Sun, J.: Deep residual learning for image recognition. In: Proceedings of the IEEE Conference on Computer Vision and Pattern Recognition, pp. 770\u2013778 (2016)","DOI":"10.1109\/CVPR.2016.90"},{"key":"15_CR7","unstructured":"Krizhevsky, A., Hinton, G., et al.: Learning multiple layers of features from tiny images (2009)"},{"key":"15_CR8","unstructured":"Simonyan, K., Zisserman, A.: Very deep convolutional networks for large-scale image recognition. arXiv preprint arXiv:1409.1556 (2014)"},{"key":"15_CR9","doi-asserted-by":"crossref","unstructured":"Wu, J., et al.: A 40nm low-power logic compatible phase change memory technology. In: 2018 IEEE International Electron Devices Meeting (IEDM), pp. 27\u201336, IEEE (2018)","DOI":"10.1109\/IEDM.2018.8614513"},{"key":"15_CR10","doi-asserted-by":"crossref","unstructured":"Yoon, J.-H., Chang, M., Khwa, W.-S., Chih, Y.-D., Chang, M.-F., Raychowdhury, A.: Ternary-weight compute-in-memory RRAM macro with voltage-sensing read and write verification for reliable multi-bit rram operation. In: 2021 IEEE Custom Integrated Circuits Conference (CICC), pp. 1\u20134, IEEE (2021)","DOI":"10.1109\/CICC51472.2021.9431412"},{"key":"15_CR11","doi-asserted-by":"crossref","unstructured":"Yoon, J.-H., Chang, M., Khwa, W.-S., Chih, Y.-D., Chang, M.-F., Raychowdhury, A.: 29.1 a 40nm 64kb 56.67 tops\/w read-disturb-tolerant compute-in-memory\/digital RRAM macro with active-feedback-based read and in-situ write verification. In: 2021 IEEE International Solid-State Circuits Conference (ISSCC), vol. 64, pp. 404\u2013406, IEEE (2021)","DOI":"10.1109\/ISSCC42613.2021.9365926"},{"key":"15_CR12","doi-asserted-by":"crossref","unstructured":"Yang, T.-H., et al.: Sparse RERAM engine: joint exploration of activation and weight sparsity in compressed neural networks. In: Proceedings of the 46th International Symposium on Computer Architecture, pp. 236\u2013249 (2019)","DOI":"10.1145\/3307650.3322271"},{"issue":"2","key":"15_CR13","doi-asserted-by":"publisher","first-page":"43","DOI":"10.1109\/MSSC.2016.2546199","volume":"8","author":"S Yu","year":"2016","unstructured":"Yu, S., Chen, P.-Y.: Emerging memory technologies: recent trends and prospects. IEEE Solid-State Circuits Mag. 8(2), 43\u201356 (2016)","journal-title":"IEEE Solid-State Circuits Mag."},{"key":"15_CR14","doi-asserted-by":"crossref","unstructured":"Peng, X., Liu, R., Yu, S.: Optimizing weight mapping and data flow for convolutional neural networks on processing-in-memory architectures. Regular Papers. IEEE Trans. Circuits Syst. (2019)","DOI":"10.1109\/ISCAS.2019.8702715"},{"key":"15_CR15","unstructured":"Crafton, B., Spetalnick, S., Raychowdhury, A.: Counting cards: exploiting weight and variance distributions for robust compute in-memory. arXiv preprint arXiv:2006.03117. (2020)"},{"issue":"12","key":"15_CR16","doi-asserted-by":"publisher","first-page":"3067","DOI":"10.1109\/TCAD.2018.2789723","volume":"37","author":"P-Y Chen","year":"2018","unstructured":"Chen, P.-Y., Peng, X., Yu, S.: Neurosim: a circuit-level macro model for benchmarking neuro-inspired architectures in online learning. IEEE Trans. Comput Aided Design Integr. Circuits Syst. 37(12), 3067\u20133080 (2018)","journal-title":"IEEE Trans. Comput Aided Design Integr. Circuits Syst."},{"key":"15_CR17","unstructured":"Abadi, M., et al.: Tensorflow: a system for large-scale machine learning. In: 12th $$\\{$$USENIX$$\\}$$ Symposium on Operating Systems Design and Implementation ($$\\{$$OSDI$$\\}$$ 16), pp. 265\u2013283 (2016)"},{"issue":"5","key":"15_CR18","doi-asserted-by":"publisher","first-page":"677","DOI":"10.1109\/4.509850","volume":"31","author":"SJ Wilton","year":"1996","unstructured":"Wilton, S.J., Jouppi, N.P.: Cacti: an enhanced cache access and cycle time model. IEEE J. Solid-State Circuits 31(5), 677\u2013688 (1996)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"15_CR19","doi-asserted-by":"crossref","unstructured":"Dong, X., Xu, C., Xie, Y., Jouppi, N.P.: NVSim: A circuit-level performance, energy, and area model for emerging nonvolatile memory. IEEE Trans. Comput. Aided Design Integr. Circuits Syst. 31(7), 994\u20131007 (2012)","DOI":"10.1109\/TCAD.2012.2185930"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: Design Trends"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-81641-4_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,13]],"date-time":"2025-07-13T22:03:22Z","timestamp":1752444202000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-81641-4_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"ISBN":["9783030816407","9783030816414"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-81641-4_15","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2021]]},"assertion":[{"value":"15 July 2021","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VLSI-SoC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP\/IEEE International Conference on Very Large Scale Integration - System on a Chip","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Salt Lake City, UT","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"USA","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2020","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 October 2020","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"9 October 2020","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vlsi-soc2020","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/vlsisoc2020.eng.utah.edu\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}