{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,13]],"date-time":"2025-07-13T22:40:03Z","timestamp":1752446403934,"version":"3.41.2"},"publisher-location":"Cham","reference-count":32,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030816407"},{"type":"electronic","value":"9783030816414"}],"license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021]]},"DOI":"10.1007\/978-3-030-81641-4_4","type":"book-chapter","created":{"date-parts":[[2021,7,14]],"date-time":"2021-07-14T13:05:01Z","timestamp":1626267901000},"page":"65-85","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Fully-Autonomous SoC Synthesis Using Customizable Cell-Based Analog and Mixed-Signal Circuits Generation"],"prefix":"10.1007","author":[{"given":"Tutu","family":"Ajayi","sequence":"first","affiliation":[]},{"given":"Sumanth","family":"Kamineni","sequence":"additional","affiliation":[]},{"given":"Morteza","family":"Fayazi","sequence":"additional","affiliation":[]},{"given":"Yaswanth K.","family":"Cherivirala","sequence":"additional","affiliation":[]},{"given":"Kyumin","family":"Kwon","sequence":"additional","affiliation":[]},{"given":"Shourya","family":"Gupta","sequence":"additional","affiliation":[]},{"given":"Wenbo","family":"Duan","sequence":"additional","affiliation":[]},{"given":"Jeongsup","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Chien-Hen","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Mehdi","family":"Saligane","sequence":"additional","affiliation":[]},{"given":"Dennis","family":"Sylvester","sequence":"additional","affiliation":[]},{"given":"David","family":"Blaauw","sequence":"additional","affiliation":[]},{"given":"Ronald","family":"Dreslinski Jr","sequence":"additional","affiliation":[]},{"given":"Benton","family":"Calhoun","sequence":"additional","affiliation":[]},{"given":"David D.","family":"Wentzloff","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,7,15]]},"reference":[{"key":"4_CR1","doi-asserted-by":"crossref","unstructured":"Ajayi, T., et al.: An open-source framework for autonomous SoC design with analog block generation. In: 2020 IFIP\/IEEE 28th International Conference on Very Large Scale Integration (VLSI-SOC), pp. 141\u2013146. IEEE (2020)","DOI":"10.1109\/VLSI-SOC46417.2020.9344104"},{"key":"4_CR2","unstructured":"Ajayi, T., et al.: Fully autonomous mixed signal SoC design and layout generation platform (2020)"},{"key":"4_CR3","unstructured":"Accellera, \u201cIP-XACT - Accellera\u201d. https:\/\/www.accellera.org\/downloads\/standards\/ip-xact. Accessed 03 May 2020"},{"key":"4_CR4","doi-asserted-by":"crossref","unstructured":"Wu, C.-Y., Graeb, H., Hu, J.: A pre-search assisted ILP approach to analog integrated circuit routing. In: 2015 33rd IEEE International Conference on Computer Design (ICCD), pp. 244\u2013250. IEEE (2015)","DOI":"10.1109\/ICCD.2015.7357110"},{"key":"4_CR5","doi-asserted-by":"crossref","unstructured":"Kunal, K., et al.: ALIGN: open-source analog layout automation from the ground up. In: Proceedings of the 56th Annual Design Automation Conference 2019, pp. 1\u20134 (2019)","DOI":"10.1145\/3316781.3323471"},{"key":"4_CR6","doi-asserted-by":"crossref","unstructured":"Xu, B., et al.: MAGICAL: toward fully automated analog IC layout leveraging human and machine intelligence. In: 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp. 1\u20138. IEEE (2019)","DOI":"10.1109\/ICCAD45719.2019.8942060"},{"key":"4_CR7","doi-asserted-by":"crossref","unstructured":"Vladimirescu, A., Zlatanovici, R., Jespers, P.: Analog circuit synthesis using standard EDA tools. In: 2006 IEEE International Symposium on Circuits and Systems, p. 4 (2006)","DOI":"10.1109\/ISCAS.2006.1693814"},{"key":"4_CR8","doi-asserted-by":"crossref","unstructured":"Park, Y., Wentzloff, D.D.: An all-digital 12pj\/pulse 3.1\u20136.0 GHhz IR-UWB transmitter in 65 nm CMOS. In: 2010 IEEE International Conference on Ultra-Wideband, vol. 1, pp. 1\u20134. IEEE (2010)","DOI":"10.1109\/ICUWB.2010.5615627"},{"key":"4_CR9","doi-asserted-by":"crossref","unstructured":"Park, Y., Wentzloff, D.D.: An all-digital PLL synthesized from a digital standard cell library in 65 nm CMOS. In: 2011 IEEE Custom Integrated Circuits Conference (CICC), pp. 1\u20134. IEEE (2011)","DOI":"10.1109\/CICC.2011.6055347"},{"key":"4_CR10","doi-asserted-by":"crossref","unstructured":"Ansari, E., Wentzloff, D.D.: A 5 mw 250 ms\/s 12-bit synthesized digital to analog converter. In: Proceedings of the IEEE 2014 Custom Integrated Circuits Conference, pp. 1\u20134. IEEE (2014)","DOI":"10.1109\/CICC.2014.6946124"},{"key":"4_CR11","doi-asserted-by":"crossref","unstructured":"Bang, S., Wang, A., Giridhar, B., Blaauw, D., Sylvester, D.D.: A fully integrated successive-approximation switched-capacitor DC-DC converter with 31 mv output voltage resolution. In: 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers, pp. 370\u2013371. IEEE (2013)","DOI":"10.1109\/ISSCC.2013.6487774"},{"key":"4_CR12","doi-asserted-by":"crossref","unstructured":"Jung, W., Jeong, S., Oh, S., Sylvester, D., Blaauw, D.: A 0.7 pf-to-10 nf fully digital capacitance-to-digital converter using iterative delay-chain discharge. In: 2015 IEEE International Solid-State Circuits Conference-(ISSCC) Digest of Technical Papers, pp. 1\u20133. IEEE (2015)","DOI":"10.1109\/ISSCC.2015.7063137"},{"key":"4_CR13","doi-asserted-by":"crossref","unstructured":"Shim, M., et al.: An oscillator collapse-based comparator with application in a 74.1 db SNDR, 20ks\/s 15b SAR ADC. In: 2016 IEEE Symposium on VLSI Circuits (VLSI-Circuits), pp. 1\u20132. IEEE (2016)","DOI":"10.1109\/VLSIC.2016.7573518"},{"key":"4_CR14","doi-asserted-by":"crossref","unstructured":"Bang, S., et al.: A fully synthesizable distributed and scalable all-digital LDO in 10 nm CMOS. In: 2020 IEEE International Solid-State Circuits Conference-(ISSCC), pp. 380\u2013382. IEEE (2020)","DOI":"10.1109\/ISSCC19947.2020.9063040"},{"key":"4_CR15","doi-asserted-by":"crossref","unstructured":"Kundu, S., Chai, L., Chandrashekar, K., Pellerano, S., Carlton, B.: A self-calibrated 1.2-to-3.8 ghz 0.0052 mm$$^2$$ synthesized fractional-n MDLL using a 2b time-period comparator in 22 nm finfet CMOS. In: 2020 IEEE International Solid-State Circuits Conference-(ISSCC), pp. 276\u2013278. IEEE (2020)","DOI":"10.1109\/ISSCC19947.2020.9062939"},{"key":"4_CR16","doi-asserted-by":"crossref","unstructured":"Rovinski, A., et al.: A 1.4 GHz 695 giga risc-v inst\/s 496-core manycore processor with mesh on-chip network and an all-digital synthesized PLL in 16 nm CMOS. In: 2019 Symposium on VLSI Circuits, pp. C30\u2013C31. IEEE (2019)","DOI":"10.23919\/VLSIC.2019.8778031"},{"key":"4_CR17","unstructured":"Wolf, C.: Yosys open synthesis suite. http:\/\/www.clifford.at\/yosys\/. Accessed 08 May 2020"},{"key":"4_CR18","unstructured":"Ngspice: the open source spice circuit simulator. http:\/\/ngspice.sourceforge.net\/. Accessed 08 2020"},{"key":"4_CR19","unstructured":"S. N. Laboratories: Xyce parallel electronic simulator (xyce). https:\/\/xyce.sandia.gov\/. Accessed 08 May 2020"},{"issue":"3","key":"4_CR20","doi-asserted-by":"publisher","first-page":"74","DOI":"10.1109\/LSSC.2018.2827880","volume":"1","author":"DM Moore","year":"2018","unstructured":"Moore, D.M., Xanthopoulos, T., Meninger, S., Wentzloff, D.D.: A 0.009 mm$$^2$$ wide-tuning range automatically placed-and-routed ADPLL in 14-nm finfet CMOS. IEEE Solid-State Circuits Lett. 1(3), 74\u201377 (2018)","journal-title":"IEEE Solid-State Circuits Lett."},{"issue":"8","key":"4_CR21","doi-asserted-by":"publisher","first-page":"1028","DOI":"10.1109\/JSSC.2002.800925","volume":"37","author":"MH Perrott","year":"2002","unstructured":"Perrott, M.H., Trott, M.D., Sodini, C.G.: A modeling approach for $$\\Sigma $$-$$\\Delta $$ fractional-N frequency synthesizers allowing straightforward noise analysis. IEEE J. Solid-State Circuits 37(8), 1028\u20131038 (2002)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"4_CR22","doi-asserted-by":"crossref","unstructured":"Okuma, Y., et al.: 0.5-v input digital LDO with 98.7% current efficiency and 2.7-$$\\upmu $$a quiescent current in 65 nm CMOS. In: IEEE Custom Integrated Circuits Conference 2010, pp. 1\u20134. IEEE (2010)","DOI":"10.1109\/CICC.2010.5617586"},{"issue":"11","key":"4_CR23","doi-asserted-by":"publisher","first-page":"2825","DOI":"10.1109\/TCSI.2010.2050225","volume":"57","author":"S Weaver","year":"2010","unstructured":"Weaver, S., Hershberg, B., Kurahashi, P., Knierim, D., Moon, U.-K.: Stochastic flash analog-to-digital conversion. IEEE Trans. Circuits Syst. I Regular Papers 57(11), 2825\u20132833 (2010)","journal-title":"IEEE Trans. Circuits Syst. I Regular Papers"},{"key":"4_CR24","doi-asserted-by":"crossref","unstructured":"Saligane, M., Khayatzadeh, M., Zhang, Y., Jeong, S., Blaauw, D., Sylvester, D.: All-digital SoC thermal sensor using on-chip high order temperature curvature correction. In: 2015 IEEE Custom Integrated Circuits Conference (CICC), pp. 1\u20134. IEEE (2015)","DOI":"10.1109\/CICC.2015.7338490"},{"key":"4_CR25","doi-asserted-by":"crossref","unstructured":"Jeong, S.: A 120 nw 8b sub-ranging SAR ADC with signal-dependent charge recycling for biomedical applications. In: 2015 Symposium on VLSI Circuits (VLSI Circuits), pp. C60\u2013C61 (2015)","DOI":"10.1109\/VLSIC.2015.7231327"},{"issue":"12","key":"4_CR26","doi-asserted-by":"publisher","first-page":"2773","DOI":"10.1109\/JSSC.2014.2353791","volume":"49","author":"LG Salem","year":"2014","unstructured":"Salem, L.G., Mercier, P.P.: A recursive switched-capacitor DC-DC converter achieving $$2^{N}-1$$ ratios with high efficiency over a wide output voltage range. IEEE J. Solid-State Circuits 49(12), 2773\u20132787 (2014)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"4_CR27","unstructured":"ARM: Artisan memory compilers. https:\/\/developer.arm.com\/ip-products\/physical-ip\/embedded-memory. Accessed 18 Jan 2021"},{"key":"4_CR28","unstructured":"Synopsys: Designware memory compilers. https:\/\/www.synopsys.com\/dw\/ipdir.php?ds=dwc_sram_memory_compilers. Accessed 18 Jan 2021"},{"key":"4_CR29","unstructured":"D. Technology: Memory products. http:\/\/dolphin-ic.com\/memory-products.html. Accessed 18 Jan 2021"},{"key":"4_CR30","doi-asserted-by":"crossref","unstructured":"Kamineni, S., Gupta, S., Calhoun, B.H.: Memgen: an open-source framework for autonomous generation of memory macros. In: 2021 IEEE Custom Integrated Circuits Conference (CICC), pp. 3\u20132. IEEE (2021)","DOI":"10.1109\/CICC51472.2021.9431501"},{"key":"4_CR31","unstructured":"Dreslinski, R., et al.: Fully-autonomous SoC synthesis using customizable cell-based synthesizable analog circuits. Technical Report, University of Michigan Ann Arbor United States (2019)"},{"key":"4_CR32","doi-asserted-by":"crossref","unstructured":"Johannsen, D.: Bristle blocks: a silicon compiler. In: 16th Design Automation Conference, pp. 310\u2013313. IEEE (1979)","DOI":"10.1109\/DAC.1979.1600125"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: Design Trends"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-81641-4_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,13]],"date-time":"2025-07-13T22:03:22Z","timestamp":1752444202000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-81641-4_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"ISBN":["9783030816407","9783030816414"],"references-count":32,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-81641-4_4","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2021]]},"assertion":[{"value":"15 July 2021","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VLSI-SoC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP\/IEEE International Conference on Very Large Scale Integration - System on a Chip","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Salt Lake City, UT","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"USA","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2020","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 October 2020","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"9 October 2020","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vlsi-soc2020","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/vlsisoc2020.eng.utah.edu\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}