{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,13]],"date-time":"2025-07-13T22:40:03Z","timestamp":1752446403450,"version":"3.41.2"},"publisher-location":"Cham","reference-count":18,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030816407"},{"type":"electronic","value":"9783030816414"}],"license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021]]},"DOI":"10.1007\/978-3-030-81641-4_6","type":"book-chapter","created":{"date-parts":[[2021,7,14]],"date-time":"2021-07-14T13:05:01Z","timestamp":1626267901000},"page":"113-131","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["SAT-Based Mapping of Data-Flow Graphs onto Coarse-Grained Reconfigurable Arrays"],"prefix":"10.1007","author":[{"given":"Yukio","family":"Miyasaka","sequence":"first","affiliation":[]},{"given":"Masahiro","family":"Fujita","sequence":"additional","affiliation":[]},{"given":"Alan","family":"Mishchenko","sequence":"additional","affiliation":[]},{"given":"John","family":"Wawrzynek","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2021,7,15]]},"reference":[{"key":"6_CR1","unstructured":"Krizhevsky, A., Sutskever, I., Hinton, G.E.: ImageNet classification with deep convolutional neural networks. In: Proceedings of International Conference on Neural Information Processing Systems, pp. 1097\u20131105 (2012)"},{"issue":"2","key":"6_CR2","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3140659.3080246","volume":"45","author":"NP Jouppi","year":"2017","unstructured":"Jouppi, N.P., et al.: In-datacenter performance analysis of a tensor processing unit. ACM SIGARCH Comput. Archit. News 45(2), 1\u201312 (2017). https:\/\/doi.org\/10.1145\/3140659.3080246","journal-title":"ACM SIGARCH Comput. Archit. News"},{"issue":"6","key":"6_CR3","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3357375","volume":"52","author":"L Liu","year":"2020","unstructured":"Liu, L., et al.: A survey of coarse-grained reconfigurable architecture and design. ACM Comput. Surv. (CSUR) 52(6), 1\u201339 (2020). https:\/\/doi.org\/10.1145\/3357375","journal-title":"ACM Comput. Surv. (CSUR)"},{"key":"6_CR4","doi-asserted-by":"publisher","first-page":"70","DOI":"10.2197\/ipsjtsldm.4.70","volume":"4","author":"H Yoshida","year":"2011","unstructured":"Yoshida, H., Fujita, M.: Exact minimum factoring of incompletely specified logic functions via quantified Boolean satisfiability. IPSJ Trans. Syst. LSI Des. Methodol. 4, 70\u201379 (2011). https:\/\/doi.org\/10.2197\/ipsjtsldm.4.70","journal-title":"IPSJ Trans. Syst. LSI Des. Methodol."},{"key":"6_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"309","DOI":"10.1007\/978-3-642-39071-5_23","volume-title":"Theory and Applications of Satisfiability Testing \u2013 SAT 2013","author":"G Audemard","year":"2013","unstructured":"Audemard, G., Lagniez, J.-M., Simon, L.: Improving glucose for incremental SAT solving with assumptions: application to MUS extraction. In: J\u00e4rvisalo, M., Van Gelder, A. (eds.) SAT 2013. LNCS, vol. 7962, pp. 309\u2013317. Springer, Heidelberg (2013). https:\/\/doi.org\/10.1007\/978-3-642-39071-5_23"},{"issue":"5","key":"6_CR6","doi-asserted-by":"publisher","first-page":"255","DOI":"10.1049\/ip-cdt:20030833","volume":"150","author":"B Mei","year":"2003","unstructured":"Mei, B., Vernalde, S., Verkest, D., De Man, H., Lauwereins, R.: Exploiting loop-level parallelism on coarse-grained reconfigurable architectures using modulo scheduling. IEE Proc. Comput. Digit. Tech. 150(5), 255 (2003). https:\/\/doi.org\/10.1049\/ip-cdt:20030833","journal-title":"IEE Proc. Comput. Digit. Tech."},{"key":"6_CR7","doi-asserted-by":"publisher","unstructured":"Chin, S.A., Anderson, J.H.: An architecture-agnostic integer linear programming approach to CGRA mapping. In: Proceedings of Design Automation Conference (DAC), pp. 1\u20136 (2018). https:\/\/doi.org\/10.1145\/3195970.3195986","DOI":"10.1145\/3195970.3195986"},{"key":"6_CR8","unstructured":"Greene, J.W.: Exact mapping of rewritten linear functions to configurable logic. In: Proceedings of International Workshop on FPGAs for Software Programmers (FSP), pp. 11\u201318 (2019)"},{"key":"6_CR9","doi-asserted-by":"publisher","unstructured":"Chin, S.A., et al.: CGRA-ME: a unified framework for CGRA modelling and exploration. In: Proceedings of International Conference on Application-specific Systems, Architectures and Processors (ASAP), pp. 184\u2013189 (2017). https:\/\/doi.org\/10.1109\/ASAP.2017.7995277","DOI":"10.1109\/ASAP.2017.7995277"},{"key":"6_CR10","doi-asserted-by":"publisher","unstructured":"Flynn, M.J., Pell, O., Mencer, O.: Dataflow supercomputing. In: Proceedings of International Conference on Field Programmable Logic and Applications (FPL), pp. 1\u20133 (2012). https:\/\/doi.org\/10.1109\/FPL.2012.6339170","DOI":"10.1109\/FPL.2012.6339170"},{"key":"6_CR11","doi-asserted-by":"crossref","unstructured":"Miyasaka, Y., Fujita, M.: SAT-based mapping of data-flow onto array processor. In: 2020 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC) (2020)","DOI":"10.1109\/VLSI-SOC46417.2020.9344093"},{"key":"6_CR12","doi-asserted-by":"publisher","unstructured":"Nguyen, V.H., Mai, S.T.: A new method to encode the at-most-one constraint into SAT. In: Proceedings of International Symposium on Information and Communication Technology (SoICT), 03\u201304 December, pp. 1\u20138 (2015). https:\/\/doi.org\/10.1145\/2833258.2833293","DOI":"10.1145\/2833258.2833293"},{"key":"6_CR13","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"827","DOI":"10.1007\/11564751_73","volume-title":"Principles and Practice of Constraint Programming - CP 2005","author":"C Sinz","year":"2005","unstructured":"Sinz, C.: Towards an optimal CNF encoding of Boolean cardinality constraints. In: van Beek, P. (ed.) CP 2005. LNCS, vol. 3709, pp. 827\u2013831. Springer, Heidelberg (2005). https:\/\/doi.org\/10.1007\/11564751_73"},{"issue":"5","key":"6_CR14","doi-asserted-by":"publisher","first-page":"637","DOI":"10.1109\/TCAD.2010.2098571","volume":"30","author":"G Lee","year":"2011","unstructured":"Lee, G., Choi, K., Dutt, N.D.: Mapping multi-domain applications onto coarse-grained reconfigurable architectures. IEEE Trans. Comput. Aided Design Integr. Circuits Syst. 30(5), 637\u2013650 (2011). https:\/\/doi.org\/10.1109\/TCAD.2010.2098571","journal-title":"IEEE Trans. Comput. Aided Design Integr. Circuits Syst."},{"key":"6_CR15","doi-asserted-by":"publisher","unstructured":"Yoon, J., Shrivastava, A., Park, S., Ahn, M., Paek, Y.: A graph drawing based spatial mapping algorithm for coarse-grained reconfigurable architectures. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 17(11), 1565\u20131578 (2009). https:\/\/doi.org\/10.1109\/TVLSI.2008.2001746","DOI":"10.1109\/TVLSI.2008.2001746"},{"issue":"1","key":"6_CR16","doi-asserted-by":"publisher","first-page":"310","DOI":"10.1016\/j.laa.2005.10.010","volume":"414","author":"M \u017divkovi\u0107","year":"2006","unstructured":"\u017divkovi\u0107, M.: Classification of small (0,1) matrices. Linear Algebra Appl. 414(1), 310\u2013346 (2006). https:\/\/doi.org\/10.1016\/j.laa.2005.10.010","journal-title":"Linear Algebra Appl."},{"issue":"3","key":"6_CR17","doi-asserted-by":"publisher","first-page":"536","DOI":"10.1109\/TC.2011.251","volume":"62","author":"B Liu","year":"2013","unstructured":"Liu, B., Baas, B.M.: Parallel AES encryption engines for many-core processor arrays. IEEE Trans. Comput. 62(3), 536\u2013547 (2013). https:\/\/doi.org\/10.1109\/TC.2011.251","journal-title":"IEEE Trans. Comput."},{"key":"6_CR18","unstructured":"https:\/\/github.com\/MyskYko\/dfgmap"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: Design Trends"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-81641-4_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,13]],"date-time":"2025-07-13T22:02:38Z","timestamp":1752444158000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-81641-4_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"ISBN":["9783030816407","9783030816414"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-81641-4_6","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2021]]},"assertion":[{"value":"15 July 2021","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VLSI-SoC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP\/IEEE International Conference on Very Large Scale Integration - System on a Chip","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Salt Lake City, UT","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"USA","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2020","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 October 2020","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"9 October 2020","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vlsi-soc2020","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/vlsisoc2020.eng.utah.edu\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}