{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,13]],"date-time":"2025-07-13T22:40:03Z","timestamp":1752446403933,"version":"3.41.2"},"publisher-location":"Cham","reference-count":45,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030816407"},{"type":"electronic","value":"9783030816414"}],"license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021]]},"DOI":"10.1007\/978-3-030-81641-4_8","type":"book-chapter","created":{"date-parts":[[2021,7,14]],"date-time":"2021-07-14T13:05:01Z","timestamp":1626267901000},"page":"149-178","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Multilevel Signaling for High-Speed Chiplet-to-Chiplet Communication"],"prefix":"10.1007","author":[{"given":"Rakshith","family":"Saligram","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ankit","family":"Kaul","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Muhannad S.","family":"Bakir","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Arijit","family":"Raychowdhury","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,7,15]]},"reference":[{"key":"8_CR1","unstructured":"Hennessy, J.: The End of Moore\u2019s Law & Faster General Purpose Computing, and a New Golden Age, DARPA ERI Summit, July 2018"},{"key":"8_CR2","unstructured":"Holt, B.: Advancing Moore\u2019s Law. Intel Investor Meeting, Santa Clara (2015)"},{"key":"8_CR3","unstructured":"LaPadeus, M.: Big Trouble At 3nm, Semiconductor Engineering, June 2018. https:\/\/semiengineering.com\/big-trouble-at-3nm\/"},{"key":"8_CR4","unstructured":"Zhang, X., Im, S.H., Huang, R., Ho, P.S.: Chip package interactions. In: Bakir, M., Meindl, J. (eds.) Integrated Interconnect Technologies for 3D Nanoelectronic Systems, Artech House, Norwood, MA, USA, Chapter 2 (2008)"},{"key":"8_CR5","doi-asserted-by":"crossref","unstructured":"Iyer, S.S.: Heterogeneous Integration for Performance and Scaling. IEEE Trans. Compon. Packag. Manuf. Technol. 6, 973\u2013982 (2016)","DOI":"10.1109\/TCPMT.2015.2511626"},{"key":"8_CR6","doi-asserted-by":"publisher","unstructured":"Mahajan, R., et al.: Embedded multidie interconnect bridge\u2013a localized, high-density multichip packaging interconnect. IEEE Trans. Compon. Package. Manuf. Technol. 9(10), 1952\u20131962 (2019). https:\/\/doi.org\/10.1109\/TCPMT.2019.2942708","DOI":"10.1109\/TCPMT.2019.2942708"},{"key":"8_CR7","doi-asserted-by":"publisher","unstructured":"Collaert, N.: 1.3 future scaling: where systems and technology meet. In: IEEE International Solid-State Circuits Conference (ISSCC), pp. 25\u201329 (2020). https:\/\/doi.org\/10.1109\/ISSCC19947.2020.9063033","DOI":"10.1109\/ISSCC19947.2020.9063033"},{"key":"8_CR8","unstructured":"Heterogeneous Integration Roadmap (HIR): Chapter 22: Interconnects for 2D and 3D Architectures. https:\/\/eps.ieee.org\/images\/files\/HIR_2019\/HIR1_ch22_2D-3D.pdf"},{"key":"8_CR9","doi-asserted-by":"publisher","unstructured":"Lee, H.J., Mahajan, R., Sheikh, F., Nagisetty, R., Deo, M.: Multi-die integration using advanced packaging technologies. In: IEEE Custom Integrated Circuits Conference (CICC), pp. 1\u20137 (2020). https:\/\/doi.org\/10.1109\/CICC48029.2020.9075901","DOI":"10.1109\/CICC48029.2020.9075901"},{"key":"8_CR10","doi-asserted-by":"publisher","unstructured":"Erdmann, C., et al.: A heterogeneous 3D-IC consisting of two 28 nm FPGA die and 32 reconfigurable high-performance data converters. IEEE J. Solid-State Circuits 50(1), 258\u2013269 (2015). https:\/\/doi.org\/10.1109\/JSSC.2014.2357432","DOI":"10.1109\/JSSC.2014.2357432"},{"key":"8_CR11","doi-asserted-by":"publisher","unstructured":"Kim, D.H., et al.: Design and analysis of 3D-MAPS (3D massively parallel processor with stacked memory). IEEE Trans. Comput. 64(1), 112\u2013125 (2015). https:\/\/doi.org\/10.1109\/TC.2013.192","DOI":"10.1109\/TC.2013.192"},{"key":"8_CR12","doi-asserted-by":"publisher","unstructured":"Lin, M.S., et al.: A 7nm 4GHz Arm\u00ae-core-based CoWoS\u00ae Chiplet design for high performance computing. In: Symposium on VLSI Circuits, Kyoto, Japan, pp. C28\u2013C29 (2019). https:\/\/doi.org\/10.23919\/VLSIC.2019.8778161","DOI":"10.23919\/VLSIC.2019.8778161"},{"key":"8_CR13","doi-asserted-by":"publisher","unstructured":"Vivet, P., et al.: 2.3 a 220GOPS 96-core processor with 6 Chiplets 3D-stacked on an active interposer offering 0.6 ns\/mm latency, 3Tb\/s\/mm2 Inter-Chiplet Interconnects and 156mW\/mm2@ 82%-Peak-Efficiency DC-DC Converters. In: IEEE International Solid-State Circuits Conference (ISSCC), San Francisco, CA, USA, pp. 46\u201348 (2020). https:\/\/doi.org\/10.1109\/ISSCC19947.2020.9062927","DOI":"10.1109\/ISSCC19947.2020.9062927"},{"key":"8_CR14","doi-asserted-by":"publisher","unstructured":"Mahajan, R., et al.: Embedded multi-die interconnect bridge (EMIB) - a high density, high bandwidth packaging interconnect. In: IEEE Electronic Components and Technology Conference (ECTC), Las Vegas, NV, pp. 557\u2013565 (2016). https:\/\/doi.org\/10.1109\/ECTC.2016.201","DOI":"10.1109\/ECTC.2016.201"},{"key":"8_CR15","doi-asserted-by":"publisher","unstructured":"Jo, P.K., Rajan, S.K., Gonzalez, J.L., Bakir, M.S.: Embedded polylithic integration of 2.5-D and 3-d chiplets enabled by multi-height and fine-pitch CMIs. IEEE Trans. Comput. Packag. Manuf. Technol. 10(9), 1474\u20131481 (2020). https:\/\/doi.org\/10.1109\/TCPMT.2020.3011325","DOI":"10.1109\/TCPMT.2020.3011325"},{"key":"8_CR16","doi-asserted-by":"publisher","unstructured":"England, L., Arsovski, I.: Advanced packaging saves the day! - How TSV technology will enable continued scaling. In: IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, pp. 3.5.1\u20133.5.4 (2017). https:\/\/doi.org\/10.1109\/IEDM.2017.8268320","DOI":"10.1109\/IEDM.2017.8268320"},{"key":"8_CR17","doi-asserted-by":"publisher","unstructured":"Wei, H., Shulaker, M., Wong, H.S.P., Mitra, S.: Monolithic three-dimensional integration of carbon nanotube FET complementary logic circuits. In: IEEE International Electron Devices Meeting (IEDM), Washington, DC, pp. 19.7.1\u201319.7.4 (2013). https:\/\/doi.org\/10.1109\/IEDM.2013.6724663","DOI":"10.1109\/IEDM.2013.6724663"},{"key":"8_CR18","doi-asserted-by":"publisher","unstructured":"Liu, C., Lim, S.K.: A design tradeoff study with monolithic 3D integration. In: International Symposium on Quality Electronic Design (ISQED), Santa Clara, CA, pp. 529\u2013536 (2013). https:\/\/doi.org\/10.1109\/ISQED.2012.6187545","DOI":"10.1109\/ISQED.2012.6187545"},{"key":"8_CR19","unstructured":"Beyne, E.: Short course on: heterogeneous system partitioning and the 3D interconnect technology landscape. In: Symposia on VLSI Technology and Circuits (2020)"},{"key":"8_CR20","doi-asserted-by":"crossref","unstructured":"Kaul, A., Peng, X., Kochupurackal Rajan, S., Yu, S., Bakir, M.S.: Thermal modeling of 3D polylithic integration and implications on BEOL RRAM performance. In: IEEE International Electron Devices Meeting (IEDM), Virtual Conference (2020)","DOI":"10.1109\/IEDM13553.2020.9371983"},{"key":"8_CR21","doi-asserted-by":"publisher","unstructured":"Zhang, Y., Zhang, X., Bakir, M.S.: Benchmarking digital die-to-die channels in 2.5-D and 3-D heterogeneous integration platforms. IEEE Trans. Electron. Devices 65(12), 5460\u20135467 (2018). https:\/\/doi.org\/10.1109\/TED.2018.2876688","DOI":"10.1109\/TED.2018.2876688"},{"key":"8_CR22","doi-asserted-by":"crossref","unstructured":"Sinha, S., et al.: A high-density logic-on-logic 3DIC design using face-to-face hybrid wafer-bonding on 12nm FinFET process. IEEE International Electron Devices Meeting (IEDM), Virtual Conference (2020)","DOI":"10.1109\/IEDM13553.2020.9372120"},{"key":"8_CR23","doi-asserted-by":"publisher","unstructured":"Panth, S., Samadi, K., Du, Y., Lim, S.K.: High-density integration of functional modules using monolithic 3D-IC technology. In: Asia and South Pacific Design Automation Conference (ASP-DAC), Yokohama, pp. 681\u2013686 (2013). https:\/\/doi.org\/10.1109\/ASPDAC.2013.6509679","DOI":"10.1109\/ASPDAC.2013.6509679"},{"key":"8_CR24","doi-asserted-by":"publisher","unstructured":"Lee, C.C., et al.: An overview of the development of a GPU with integrated HBM on silicon interposer. In: Electronic Components and Technology Conference (ECTC), Las Vegas, NV, pp. 1439\u20131444 (2016). https:\/\/doi.org\/10.1109\/ECTC.2016.348","DOI":"10.1109\/ECTC.2016.348"},{"key":"8_CR25","doi-asserted-by":"publisher","unstructured":"Tsugawa, H., et al.: Pixel\/DRAM\/logic 3-layer stacked CMOS image sensor technology. In: IEEE International Electron Devices Meeting (IEDM), San Francisco, CA, 2017, pp. 3.2.1\u20133.2.4 (2017). https:\/\/doi.org\/10.1109\/IEDM.2017.8268317","DOI":"10.1109\/IEDM.2017.8268317"},{"key":"8_CR26","doi-asserted-by":"publisher","unstructured":"Srimani, T., Hills, G., Lau, C., Shulaker, M.: Monolithic three-dimensional imaging system: carbon nanotube computing circuitry integrated directly over silicon imager. In: IEEE International Electron Devices Meeting (IEDM), Symposium on VLSI Technology, Kyoto, Japan, 2019, pp. T24\u2013T25 (2019). https:\/\/doi.org\/10.23919\/VLSIT.2019.8776514","DOI":"10.23919\/VLSIT.2019.8776514"},{"key":"8_CR27","doi-asserted-by":"publisher","unstructured":"Shulaker, M.M., et al.: Three-dimensional integration of nanotechnologies for computing and data storage on a single chip. Nature 547, 74\u201378 (2017). https:\/\/doi.org\/10.1038\/nature22994","DOI":"10.1038\/nature22994"},{"key":"8_CR28","doi-asserted-by":"publisher","unstructured":"Lee, J.C.: High bandwidth memory(HBM) with TSV technique. In: International SoC Conference(ISOCC), Jeju, pp. 181\u2013182 (2016). https:\/\/doi.org\/10.1109\/ISOCC.2016.7799847","DOI":"10.1109\/ISOCC.2016.7799847"},{"key":"8_CR29","doi-asserted-by":"publisher","unstructured":"Gomes, W., et al.: 8.1 Lakefield and mobility compute: A 3D stacked 10nm and 22FFL hybrid processor system in 1212mm2, 1mm package-on-package. In: IEEE International Solid-State Circuits Conference - (ISSCC), San Francisco, CA, USA, pp. 144\u2013146 (2020). https:\/\/doi.org\/10.1109\/ISSCC19947.2020.9062957","DOI":"10.1109\/ISSCC19947.2020.9062957"},{"key":"8_CR30","doi-asserted-by":"publisher","unstructured":"Batude, P., et al.: 3D monolithic integration. In: IEEE International Symposium on Circuits and Systems (ISCAS), Rio de Janeiro, pp. 2233\u20132236 (2011). https:\/\/doi.org\/10.1109\/ISCAS.2011.5938045","DOI":"10.1109\/ISCAS.2011.5938045"},{"key":"8_CR31","doi-asserted-by":"publisher","unstructured":"Bishop, M.D., Wong, H.S.P., Mitra, S., Shulaker, M.M.: Monolithic 3-D integration. IEEE Micro 39(6), 16\u201327 (2019). https:\/\/doi.org\/10.1109\/MM.2019.2942982","DOI":"10.1109\/MM.2019.2942982"},{"key":"8_CR32","doi-asserted-by":"publisher","unstructured":"Kirschning, M., Jansen, R.H.: Accurate wide-range design equations for the frequency dependent characteristic of parallel coupled microstrip lines. MTT-32, January 1984. https:\/\/doi.org\/10.1109\/TMTT.1984.1132616","DOI":"10.1109\/TMTT.1984.1132616"},{"key":"8_CR33","doi-asserted-by":"crossref","unstructured":"Veyres, C, Fouad Hanna, V. : Extension of the application of conformal mapping techniques to coplanar lines with finite dimensions. Int. J. Electron. 48(1), 47\u201356 (1980)","DOI":"10.1080\/00207218008901066"},{"key":"8_CR34","doi-asserted-by":"crossref","unstructured":"Ghione, G., Naldi, C.U.: Parameters of coplanar waveguides with lower ground plane. Electron. Lett. 19(18), 734\u2013735 (1983)","DOI":"10.1049\/el:19830500"},{"key":"8_CR35","doi-asserted-by":"crossref","unstructured":"Ghione, G., Naldi, C.U.: Coplanar waveguides for MMIC applications: effect of upper shielding, conductor backing, finite-extent ground planes, and line-to-line coupling. IEEE Trans. Microwave Theory Tech. 35(3), 260\u2013267 (1987)","DOI":"10.1109\/TMTT.1987.1133637"},{"key":"8_CR36","doi-asserted-by":"crossref","unstructured":"Bedair, S., Wolff, I.: Fast and accurate analytic formulas for calculating the parameters of a general broadside-coupled coplanar waveguide for MMIC applications. IEEE Trans. Microwave Theory Tech. 37(5), 843\u2013850 (1989)","DOI":"10.1109\/22.17450"},{"key":"8_CR37","doi-asserted-by":"crossref","unstructured":"Wang, Y.C., Okoro, J.A.: Impedance calculations for modified coplanar waveguides. Int. J. Electron. 68(5), 861\u2013875 (1990)","DOI":"10.1080\/00207219008921226"},{"key":"8_CR38","doi-asserted-by":"crossref","unstructured":"Simons, R.N.: Coplanar Waveguide Circuits, Components, and Systems. Wiley (2001). ISBN 0-471-16121-7","DOI":"10.1002\/0471224758"},{"key":"8_CR39","doi-asserted-by":"crossref","unstructured":"Saligram, R, Kaul, A, Bakir, M. S, Raychowdhury, A: A model study of multilevel signaling for high-speed chiplet-to-chiplet communication in 2.5D integration. In: 28th IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), October 2020","DOI":"10.1109\/VLSI-SOC46417.2020.9344081"},{"key":"8_CR40","doi-asserted-by":"publisher","unstructured":"Saberi, M., Lotfi, R., Mafinezhad, K., Serdijn, W.A.: Analysis of power consumption and linearity in capacitive digital-to-analog converters used in successive approximation ADCs. IEEE Trans. Circuits Syst. I Regular Papers 58 (2011). https:\/\/doi.org\/10.1109\/TCSI.2011.2107214","DOI":"10.1109\/TCSI.2011.2107214"},{"key":"8_CR41","doi-asserted-by":"publisher","unstructured":"O\u2019Driscoll, S., Shenoy, K. V., Meng, T. H.: Adaptive resolution ADC array for an implantable neural sensor. IEEE Trans. Biomed. Circuits Syst. 5(2), 120\u2013130 (2011). https:\/\/doi.org\/10.1109\/TBCAS.2011.2145418","DOI":"10.1109\/TBCAS.2011.2145418"},{"key":"8_CR42","doi-asserted-by":"crossref","unstructured":"Murmann, B.: Energy Limits in A\/D Converters, SSCS Talk (2012)","DOI":"10.1109\/FTFC.2013.6577781"},{"key":"8_CR43","doi-asserted-by":"publisher","unstructured":"Jeong, D.K., Borriello, G., Hodges, D.A., Katz, R.H.: Design of PLL-based clock generation circuits. IEEE J. Solid-State Circuits 22(2), pp. 255\u2013261 (1987). https:\/\/doi.org\/10.1109\/JSSC.1987.1052710","DOI":"10.1109\/JSSC.1987.1052710"},{"key":"8_CR44","doi-asserted-by":"publisher","unstructured":"Duarte, D., Vijaykrisnan, N., Irwin, M.J.: A complete phase-locked loop power consumption model. In: Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition, Paris, France, 2002, p. 1108. https:\/\/doi.org\/10.1109\/DATE.2002.998464","DOI":"10.1109\/DATE.2002.998464"},{"key":"8_CR45","unstructured":"Rabaey, J.: Digital Integrated Circuits: A Design Perspective. Prentice-Hall International, NJ (2003)"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: Design Trends"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-81641-4_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,13]],"date-time":"2025-07-13T22:03:34Z","timestamp":1752444214000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-81641-4_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"ISBN":["9783030816407","9783030816414"],"references-count":45,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-81641-4_8","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2021]]},"assertion":[{"value":"15 July 2021","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VLSI-SoC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP\/IEEE International Conference on Very Large Scale Integration - System on a Chip","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Salt Lake City, UT","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"USA","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2020","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6 October 2020","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"9 October 2020","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vlsi-soc2020","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/vlsisoc2020.eng.utah.edu\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}