{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T22:40:10Z","timestamp":1756334410063,"version":"3.44.0"},"publisher-location":"Cham","reference-count":39,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030856649"},{"type":"electronic","value":"9783030856656"}],"license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021]]},"DOI":"10.1007\/978-3-030-85665-6_37","type":"book-chapter","created":{"date-parts":[[2021,8,28]],"date-time":"2021-08-28T03:06:52Z","timestamp":1630120012000},"page":"599-615","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["PrioRAT: Criticality-Driven Prioritization Inside the On-Chip Memory Hierarchy"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9176-7674","authenticated-orcid":false,"given":"Vladimir","family":"Dimi\u0107","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9848-8758","authenticated-orcid":false,"given":"Miquel","family":"Moret\u00f3","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4564-2093","authenticated-orcid":false,"given":"Marc","family":"Casas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2917-2482","authenticated-orcid":false,"given":"Mateo","family":"Valero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,8,25]]},"reference":[{"key":"37_CR1","doi-asserted-by":"publisher","unstructured":"Alvarez, L., Vilanova, L., Moreto, M., Casas, M., Gonz\u00e0lez, M., et al.: Coherence protocol for transparent management of scratchpad memories in shared memory manycore architectures. In: ISCA 2015, pp. 720\u2013732 (2015). https:\/\/doi.org\/10.1145\/2749469.2750411","DOI":"10.1145\/2749469.2750411"},{"key":"37_CR2","unstructured":"Barcelona Supercomputing Center: Nanos++ Runtime Library (2014). http:\/\/pm.bsc.es\/nanox"},{"key":"37_CR3","doi-asserted-by":"publisher","unstructured":"Cai, Q., Gonz\u00e1lez, J., Rakvic, R., Magklis, G., Chaparro, P., Gonz\u00e1lez, A.: Meeting points: using thread criticality to adapt multicore hardware to parallel regions. In: PACT 2008 pp. 240\u2013249 (2008). https:\/\/doi.org\/10.1145\/1454115.1454149,","DOI":"10.1145\/1454115.1454149"},{"key":"37_CR4","doi-asserted-by":"publisher","unstructured":"Casas, M., Moret\u00f3, M., Alvarez, L., Castillo, E., Chasapis, D., Hayes, T., et al.: Runtime-aware architectures. In: Euro-Par 2015, pp. 16\u201327 (2015). https:\/\/doi.org\/10.1007\/978-3-662-48096-0_2","DOI":"10.1007\/978-3-662-48096-0_2"},{"key":"37_CR5","doi-asserted-by":"publisher","unstructured":"Castillo, E., Moreto, M., Casas, M., Alvarez, L., Vallejo, E., Chronaki, K., et al.: CATA: criticality aware task acceleration for multicore processors. In: IPDPS 2016, pp. 413\u2013422 (2016). https:\/\/doi.org\/10.1109\/IPDPS.2016.49","DOI":"10.1109\/IPDPS.2016.49"},{"issue":"3","key":"37_CR6","doi-asserted-by":"publisher","first-page":"291","DOI":"10.1177\/1094342007078442","volume":"21","author":"B Chamberlain","year":"2007","unstructured":"Chamberlain, B., Callahan, D., Zima, H.: Parallel programmability and the chapel language. Int. J. High Perf. Comput. Appl. 21(3), 291\u2013312 (2007). https:\/\/doi.org\/10.1177\/1094342007078442","journal-title":"Int. J. High Perf. Comput. Appl."},{"key":"37_CR7","doi-asserted-by":"publisher","unstructured":"Chronaki, K., Rico, A., Badia, R.M., Ayguad\u00e9, E., Labarta, J., Valero, M.: Criticality-aware dynamic task scheduling for heterogeneous architectures. In: ICS 2015, pp. 329\u2013338 (2015). https:\/\/doi.org\/10.1145\/2751205.2751235","DOI":"10.1145\/2751205.2751235"},{"key":"37_CR8","doi-asserted-by":"publisher","unstructured":"Liu, C.-H., Li, C.-F., Lai, K.-C., Wu, C.-C.: A dynamic critical path duplication task scheduling algorithm for distributed heterogeneous computing systems. In: ICPADS 2006, vol. 1, p. 8 (2006). https:\/\/doi.org\/10.1109\/ICPADS.2006.37","DOI":"10.1109\/ICPADS.2006.37"},{"key":"37_CR9","doi-asserted-by":"publisher","unstructured":"Daoud, M., Kharma, N.: Efficient compile-time task scheduling for heterogeneous distributed computing systems. In: ICPADS 2006, vol. 1, pp. 11\u201322 (2006). https:\/\/doi.org\/10.1109\/ICPADS.2006.40","DOI":"10.1109\/ICPADS.2006.40"},{"key":"37_CR10","doi-asserted-by":"publisher","unstructured":"Dimi\u0107, V., Moret\u00f3, M., Casas, M., Ciesko, J., Valero, M.: Rich: implementing reductions in the cache hierarchy. In: ICS 2020, p. 13 (2020). https:\/\/doi.org\/10.1145\/3392717.3392736","DOI":"10.1145\/3392717.3392736"},{"key":"37_CR11","doi-asserted-by":"publisher","unstructured":"Dimi\u0107, V., Moret\u00f3, M., Casas, M., Valero, M.: Runtime-assisted shared cache insertion policies based on re-reference intervals. In: Euro-Par 2017, vol. 10417, pp. 247\u2013259 (2017). https:\/\/doi.org\/10.1007\/978-3-319-64203-1_18","DOI":"10.1007\/978-3-319-64203-1_18"},{"key":"37_CR12","doi-asserted-by":"publisher","unstructured":"Du Bois, K., Eyerman, S., Sartor, J.B., Eeckhout, L.: Criticality stacks: identifying critical threads in parallel programs using synchronization behavior. In: ISCA 2013, pp. 511\u2013522 (2013). https:\/\/doi.org\/10.1145\/2485922.2485966","DOI":"10.1145\/2485922.2485966"},{"key":"37_CR13","doi-asserted-by":"publisher","unstructured":"Ghose, S., Lee, H., Mart\u00ednez, J.F.: Improving memory scheduling via processor-side load criticality information. In: ISCA 2013, pp. 84\u201395 (2013). https:\/\/doi.org\/10.1145\/2485922.2485930","DOI":"10.1145\/2485922.2485930"},{"key":"37_CR14","doi-asserted-by":"publisher","unstructured":"Hakem, M., Butelle, F.: Dynamic critical path scheduling parallel programs onto multiprocessors. In: IPDPS 2005, p. 7 (2005). https:\/\/doi.org\/10.1109\/IPDPS.2005.175","DOI":"10.1109\/IPDPS.2005.175"},{"key":"37_CR15","doi-asserted-by":"publisher","unstructured":"Hashemi, M., Ebrahimi, E.K., Mutlu, O., Patt, Y.N.: Accelerating dependent cache misses with an enhanced memory controller. In: ISCA 2016, pp. 444\u2013455 (2016). https:\/\/doi.org\/10.1109\/ISCA.2016.46","DOI":"10.1109\/ISCA.2016.46"},{"key":"37_CR16","unstructured":"Intel Copropration: Intel\u00ae Cilk\u2122 Plus Language Extension Specification (2013)"},{"key":"37_CR17","unstructured":"Intel Copropration: Intel\u00ae Thread Bulding Blocks (2020)"},{"key":"37_CR18","doi-asserted-by":"publisher","unstructured":"Ipek, E., Mutlu, O., Mart\u00ednez, J.F., Caruana, R.: Self-optimizing memory controllers: a reinforcement learning approach. In: ISCA 2008, pp. 39\u201350 (2008). https:\/\/doi.org\/10.1109\/ISCA.2008.21","DOI":"10.1109\/ISCA.2008.21"},{"key":"37_CR19","doi-asserted-by":"publisher","unstructured":"Jaulmes, L., Casas, M., Moret\u00f3, M., Ayguad\u00e9, E., Labarta, J., Valero, M.: Exploiting asynchrony from exact forward recovery for due in iterative solvers. In: SC 2015 (2015). https:\/\/doi.org\/10.1145\/2807591.2807599","DOI":"10.1145\/2807591.2807599"},{"key":"37_CR20","doi-asserted-by":"publisher","unstructured":"Joao, J.A., Suleman, M.A., Mutlu, O., Patt, Y.N.: Bottleneck identification and scheduling in multithreaded applications. In: ASPLOS 2012, pp. 223\u2013234 (2012). https:\/\/doi.org\/10.1145\/2150976.2151001","DOI":"10.1145\/2150976.2151001"},{"key":"37_CR21","doi-asserted-by":"publisher","unstructured":"Joao, J.A., Suleman, M.A., Mutlu, O., Patt, Y.N.: Utility-based acceleration of multithreaded applications on asymmetric CMPs. In: ISCA 2013, pp. 154\u2013165 (2013). https:\/\/doi.org\/10.1145\/2485922.2485936","DOI":"10.1145\/2485922.2485936"},{"key":"37_CR22","doi-asserted-by":"publisher","unstructured":"Kale, L.V., Krishnan, S.: CHARM++: a portable concurrent object oriented system based on C++. In: OOPSLA 1993, pp. 91\u2013108 (1993). https:\/\/doi.org\/10.1145\/165854.165874","DOI":"10.1145\/165854.165874"},{"key":"37_CR23","doi-asserted-by":"publisher","unstructured":"Kim, Y., Han, D., Mutlu, O., Harchol-Balter, M.: ATLAS: a scalable and high-performance scheduling algorithm for multiple memory controllers. In: HPCA 2010, pp. 1\u201312 (2010). https:\/\/doi.org\/10.1109\/HPCA.2010.5416658","DOI":"10.1109\/HPCA.2010.5416658"},{"key":"37_CR24","doi-asserted-by":"publisher","unstructured":"Manivannan, M., Papaefstathiou, V., Pericas, M., Stenstrom, P.: RADAR: runtime-assisted dead region management for last-level caches. In: HPCA 2016, pp. 644\u2013656 (2016). https:\/\/doi.org\/10.1109\/HPCA.2016.7446101","DOI":"10.1109\/HPCA.2016.7446101"},{"issue":"1","key":"37_CR25","doi-asserted-by":"publisher","first-page":"22","DOI":"10.1109\/MM.2009.12","volume":"29","author":"O Mutlu","year":"2009","unstructured":"Mutlu, O., Moscibroda, T.: Parallelism-aware batch scheduling: enabling high-performance and fair shared memory controllers. IEEE Micro 29(1), 22\u201332 (2009). https:\/\/doi.org\/10.1109\/MM.2009.12","journal-title":"IEEE Micro"},{"key":"37_CR26","doi-asserted-by":"publisher","unstructured":"Mutlu, O., Moscibroda, T.: Stall-time fair memory access scheduling for chip multiprocessors. In: MICRO 2007, pp. 146\u2013160 (2007). https:\/\/doi.org\/10.1109\/MICRO.2007.40","DOI":"10.1109\/MICRO.2007.40"},{"key":"37_CR27","doi-asserted-by":"publisher","unstructured":"Nesbit, K.J., et al.: Fair queuing memory systems. In: MICRO 2006, pp. 208\u2013222 (2006). https:\/\/doi.org\/10.1109\/MICRO.2006.24","DOI":"10.1109\/MICRO.2006.24"},{"key":"37_CR28","unstructured":"OpenMP Architecture Review Board: OpenMP Technical Report 4 Version 5.0 Preview 1 (2016)"},{"key":"37_CR29","doi-asserted-by":"publisher","unstructured":"Peiron, M., Valero, M., Ayguad\u00e9, E., Lang, T.: Vector multiprocessors with arbitrated memory access. In: ISCA 1995. pp. 243\u2013252 (1995). https:\/\/doi.org\/10.1145\/223982.224435","DOI":"10.1145\/223982.224435"},{"key":"37_CR30","doi-asserted-by":"publisher","unstructured":"Rico, A., Cabarcas, F., Villavieja, C., Pavlovic, M., Vega, A., Etsion, Y., et al.: On the simulation of large-scale architectures using multiple application abstraction levels. ACM Trans. Archit. Code Optim. 8(4), 36:1\u201336:20 (2012). https:\/\/doi.org\/10.1145\/2086696.2086715","DOI":"10.1145\/2086696.2086715"},{"key":"37_CR31","doi-asserted-by":"publisher","unstructured":"Rico, A., Duran, A., Cabarcas, F., Etsion, Y., Ramirez, A., Valero, M.: Trace-driven simulation of multithreaded applications. In: ISPASS 2011, pp. 87\u201396 (2011). https:\/\/doi.org\/10.1109\/ISPASS.2011.5762718","DOI":"10.1109\/ISPASS.2011.5762718"},{"key":"37_CR32","doi-asserted-by":"publisher","unstructured":"Rixner, S., Dally, W.J., Kapasi, U.J., Mattson, P., Owens, J.D.: Memory access scheduling. In: ISCA 2000, pp. 128\u2013138 (2000). https:\/\/doi.org\/10.1145\/339647.339668","DOI":"10.1145\/339647.339668"},{"key":"37_CR33","doi-asserted-by":"publisher","unstructured":"Subramaniam, S., Bracy, A., Wang, H., Loh, G.H.: Criticality-based optimizations for efficient load processing. In: HPCA 2009, pp. 419\u2013430 (2009). https:\/\/doi.org\/10.1109\/HPCA.2009.4798280","DOI":"10.1109\/HPCA.2009.4798280"},{"key":"37_CR34","doi-asserted-by":"publisher","unstructured":"Subramanian, L., Lee, D., Seshadri, V., Rastogi, H., Mutlu, O.: The blacklisting memory scheduler: achieving high performance and fairness at low cost. In: ICCD 2014, pp. 8\u201315 (2014). https:\/\/doi.org\/10.1109\/ICCD.2014.6974655","DOI":"10.1109\/ICCD.2014.6974655"},{"key":"37_CR35","doi-asserted-by":"publisher","unstructured":"Suleman, M.A., Mutlu, O., Qureshi, M.K., Patt, Y.N.: Accelerating critical section execution with asymmetric multi-core architectures. In: ASPLOS 2009, pp. 253\u2013264 (2009). https:\/\/doi.org\/10.1145\/1508244.1508274","DOI":"10.1145\/1508244.1508274"},{"issue":"3","key":"37_CR36","doi-asserted-by":"publisher","first-page":"260","DOI":"10.1109\/71.993206","volume":"13","author":"H Topcuoglu","year":"2002","unstructured":"Topcuoglu, H., Hariri, S., Wu, M.-Y.: Performance-effective and low-complexity task scheduling for heterogeneous computing. IEEE Trans. Parallel Distrib. Syst. 13(3), 260\u2013274 (2002). https:\/\/doi.org\/10.1109\/71.993206","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"37_CR37","doi-asserted-by":"publisher","unstructured":"Valero, M., Lang, T., Llaber\u00eda, J.M., Peiron, M., Ayguad\u00e9, E., Navarra, J.J.: Increasing the number of strides for conflict-free vector access. In: ISCA 1992, pp. 372\u2013381 (1992). https:\/\/doi.org\/10.1145\/139669.140400","DOI":"10.1145\/139669.140400"},{"key":"37_CR38","doi-asserted-by":"crossref","unstructured":"Valero, M., Moret\u00f3, M., Casas, M., Ayguade, E., Labarta, J.: Runtime-aware architectures: a first approach. Supercomput. Front. Innov. 1(1) (2014). https:\/\/doi.org\/10.14529\/jsfi140102","DOI":"10.14529\/jsfi140102"},{"issue":"1","key":"37_CR39","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1145\/216585.216588","volume":"23","author":"WA Wulf","year":"1995","unstructured":"Wulf, W.A., McKee, S.A.: Hitting the memory wall: implications of the obvious. ACM SIGARCH Comput. Arch. News 23(1), 20\u201324 (1995). https:\/\/doi.org\/10.1145\/216585.216588","journal-title":"ACM SIGARCH Comput. Arch. News"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2021: Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-85665-6_37","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T22:02:47Z","timestamp":1756332167000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-85665-6_37"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"ISBN":["9783030856649","9783030856656"],"references-count":39,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-85665-6_37","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2021]]},"assertion":[{"value":"25 August 2021","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"Euro-Par","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"European Conference on Parallel Processing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Lisbon","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Portugal","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2021","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"1 September 2021","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"3 September 2021","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"27","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"europar2021","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"http:\/\/2021.euro-par.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"136","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"38","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"28% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"6","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"The conference was held virtually due to the COVID-19 pandemic.","order":10,"name":"additional_info_on_review_process","label":"Additional Info on Review Process","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}