{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T19:44:42Z","timestamp":1742931882222,"version":"3.40.3"},"publisher-location":"Cham","reference-count":32,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030866525"},{"type":"electronic","value":"9783030866532"}],"license":[{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2021,1,1]],"date-time":"2021-01-01T00:00:00Z","timestamp":1609459200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021]]},"DOI":"10.1007\/978-3-030-86653-2_15","type":"book-chapter","created":{"date-parts":[[2021,9,9]],"date-time":"2021-09-09T21:45:47Z","timestamp":1631223947000},"page":"207-223","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Digital Analog Converter for the Extraction of Test Signals from Mixed Integrated Circuits"],"prefix":"10.1007","author":[{"given":"Jos\u00e9 L.","family":"Simancas-Garc\u00eda","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Farid A.","family":"Mel\u00e9ndez-Pertuz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ram\u00f3n E. R.","family":"Gonz\u00e1lez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"C\u00e9sar A.","family":"C\u00e1rdenas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Carlos Andr\u00e9s","family":"Collazos-Morales","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2021,9,9]]},"reference":[{"issue":"2","key":"15_CR1","first-page":"7","volume":"1","author":"JL Simancas-Garc\u00eda","year":"2011","unstructured":"Simancas-Garc\u00eda, J.L.: Diagn\u00f3stico de Circuitos Integrados Anal\u00f3gicos y de Comunicaciones. INGE@UAN - Tendencias en la Ingenier\u00eda 1(2), 7\u201319 (2011)","journal-title":"INGE@UAN - Tendencias en la Ingenier\u00eda"},{"issue":"12","key":"15_CR2","doi-asserted-by":"publisher","first-page":"1561","DOI":"10.1109\/43.898832","volume":"19","author":"K Kundert","year":"2000","unstructured":"Kundert, K., et al.: Design of mixed-signal systems-on-a-chip. IEEE Trans. Comput.-Aided Des. Integr. Circuita Syst. 19(12), 1561\u20131571 (2000)","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuita Syst."},{"key":"15_CR3","doi-asserted-by":"crossref","unstructured":"Zorian, Y., Marinissen, E., Dey, S.:Testing embedded-core-based sys- tem chips. In: IEEE Computer, pp. 52\u201360. Junio (1999)","DOI":"10.1109\/2.769444"},{"issue":"4","key":"15_CR4","doi-asserted-by":"publisher","first-page":"499","DOI":"10.1109\/4.991388","volume":"37","author":"M Hafed","year":"2002","unstructured":"Hafed, M., Abaskharoun, N., Roberts, G.: A 4-GHz effective sample rate integrated test core for analog and mixed-signal circuits. IEEE J. Solid-State Circuits 37(4), 499\u2013514 (2002)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"15_CR5","unstructured":"Hafed, M., Roberts, G.: A stand-alone integrated excitation\/extraction systems for analog BIST application. In: IEEE 2000 Costum Integrated Circuit Conference, p. 4. IEEE (2000)"},{"issue":"16","key":"15_CR6","doi-asserted-by":"publisher","first-page":"1780","DOI":"10.1109\/TIM.2003.820449","volume":"52","author":"M Hafed","year":"2003","unstructured":"Hafed, M., Roberts, G.: Techniques for high-frequency integrated test and measurement. IEEE Trans. Instrument. Measur. 52(16), 1780\u20131786 (2003)","journal-title":"IEEE Trans. Instrument. Measur."},{"key":"15_CR7","doi-asserted-by":"crossref","unstructured":"Zorian, Y.: System-chips test strategies. In: 35th Design Automation Conference 1998, San Francisco, p. 6. ACM (1998)","DOI":"10.1145\/277044.277234"},{"key":"15_CR8","unstructured":"Albustani, H.: Modelling methods for testability analysis of analog integrated circuits based on pole-zero analysis. Pr\u00fcfung, 182 p. Dissertation (Ph.D.). Universit\u00e4t Duisburg-Essen. Fakult\u00e4t f\u00fcr Ingenieurwissenschaften (2004)"},{"key":"15_CR9","first-page":"863","volume-title":"VLSI Engineering","author":"T Dillinger","year":"1988","unstructured":"Dillinger, T.: VLSI Engineering, p. 863. Prentice-Hall, Estados Unidos (1988)"},{"key":"15_CR10","first-page":"385","volume-title":"Dise\u00f1o de circuitos integrados de aplicaci\u00f3n especifica ASIC","author":"J-P Deschamps","year":"1994","unstructured":"Deschamps, J.-P.: Dise\u00f1o de circuitos integrados de aplicaci\u00f3n especifica ASIC, p. 385. Paraninfo, Espa\u00f1a (1994)"},{"key":"15_CR11","first-page":"495","volume-title":"Basic VLSI design","author":"D Pucknell","year":"1993","unstructured":"Pucknell, D., Eshraghian, K.: Basic VLSI design, 3rd edn., p. 495. Prentice-Hall, Australia (1993)","edition":"3"},{"key":"15_CR12","unstructured":"Dufort, B., Roberts, G.: Signal generation using periodic single and multi- bit sigma-delta modulated streams, p. 10 (1997)"},{"key":"15_CR13","unstructured":"Dufort, B., Roberts, G.: Optimized periodic sigma-delta bitstreams for analog signal generation, vol. 4, p. 4"},{"issue":"11","key":"15_CR14","doi-asserted-by":"publisher","first-page":"1425","DOI":"10.1109\/82.735354","volume":"45","author":"X Haurie","year":"1998","unstructured":"Haurie, X., Roberts, G.: Arbitrary-precision signal generation for mixed-signal built-in-self-test. IEEE Trans. Circuits Syst.\u2014II Analog Digital Signal Process. 45(11), 1425\u20131432 (1998)","journal-title":"IEEE Trans. Circuits Syst.\u2014II Analog Digital Signal Process."},{"issue":"3","key":"15_CR15","doi-asserted-by":"publisher","first-page":"748","DOI":"10.1109\/19.744341","volume":"47","author":"E Hawrysh","year":"1998","unstructured":"Hawrysh, E., Roberts, G.: An integration of memory-based analog signal generation into current dft architectures. IEEE Trans. Instrument. Measur. 47(3), 748\u2013759 (1998)","journal-title":"IEEE Trans. Instrument. Measur."},{"issue":"9","key":"15_CR16","first-page":"43","volume":"5","author":"JL Simancas-Garc\u00eda","year":"2014","unstructured":"Simancas-Garc\u00eda, J.L., Caicedo-Ortiz, J.G.: Modelo computacional de un modulador \u2211-\u2206 de 2\u00b0 orden para la generaci\u00f3n de se\u00f1ales de prueba en circuitos integrados anal\u00f3gicos. INGE@UAN - Tendencias en la Ingenier\u00eda 5(9), 43\u201355 (2014)","journal-title":"INGE@UAN - Tendencias en la Ingenier\u00eda"},{"key":"15_CR17","first-page":"446","volume-title":"Dise\u00f1o de circuitos y sistemas integrados","author":"A Rubio","year":"2005","unstructured":"Rubio, A., et al.: Dise\u00f1o de circuitos y sistemas integrados, p. 446. Alfaomega, Mexico (2005)"},{"key":"15_CR18","first-page":"400","volume-title":"Tratamiento digital de se\u00f1ales: Problemas y ejercicios resueltos","author":"E Soria Olivas","year":"2003","unstructured":"Soria Olivas, E., et al.: Tratamiento digital de se\u00f1ales: Problemas y ejercicios resueltos, p. 400. Prentice-Hall, Espa\u00f1a (2003)"},{"key":"15_CR19","doi-asserted-by":"crossref","unstructured":"Aziz, P., Sorensen, H., Van Der Spiegel, J.: An overview of sigma-delta converters: how a 1-bit ADC achieves more than 16-bit resolution. IEEE Sig. Process. Magazine, 61\u201384 (1996)","DOI":"10.1109\/79.482138"},{"key":"15_CR20","volume-title":"Tratamiento digital de se\u00f1ales: Principios, algoritmos, y aplicaciones","author":"J Proakis","year":"2003","unstructured":"Proakis, J., Manolakis, D.: Tratamiento digital de se\u00f1ales: Principios, algoritmos, y aplicaciones, 3rd edn. Prentice-Hall, Espa\u00f1a (2003)","edition":"3"},{"key":"15_CR21","first-page":"680","volume-title":"Design with Operational Amplifiers and Analog Integrated Circuits","author":"S Franco","year":"2002","unstructured":"Franco, S.: Design with Operational Amplifiers and Analog Integrated Circuits, 3rd edn., p. 680. MacGraw-Hill, Estados Unidos (2002)","edition":"3"},{"key":"15_CR22","first-page":"990","volume-title":"Circuitos Microelectr\u00f3nicos: An\u00e1lisis y Dise\u00f1o","author":"M Rashid","year":"1999","unstructured":"Rashid, M.: Circuitos Microelectr\u00f3nicos: An\u00e1lisis y Dise\u00f1o, p. 990. International Thomson, M\u00e9xico (1999)"},{"key":"15_CR23","first-page":"1232","volume-title":"Circuitos Microelectr\u00f3nicos","author":"A Sedra","year":"1998","unstructured":"Sedra, A., Smith, K.: Circuitos Microelectr\u00f3nicos, 4th edn., p. 1232. Oxford University, M\u00e9xico (1998)","edition":"4"},{"issue":"6","key":"15_CR24","doi-asserted-by":"publisher","first-page":"1334","DOI":"10.1109\/4.90029","volume":"23","author":"R Van De Plassche","year":"1988","unstructured":"Van De Plassche, R., Baltus, M.: An 8-bit 100-MHZ full-Nyquist analog-to-digital converter. IEEE J. Solid-State Circuits 23(6), 1334\u20131344 (1988)","journal-title":"IEEE J. Solid-State Circuits"},{"key":"15_CR25","unstructured":"Simancas-Garc\u00eda, J.L.: Dise\u00f1o de un Amplificador Operacional CMOS de Amplio Ancho de Banda y Alta Ganancia para Aplicaciones de Alta Velocidad. In: IngeCUC, vol. 9, no. 1 (2013)"},{"key":"15_CR26","first-page":"110","volume-title":"Microwind & Dsch User\u2019s Manual Version 2","author":"E Sicard","year":"2002","unstructured":"Sicard, E.: Microwind & Dsch User\u2019s Manual Version 2, p. 110. National Institute of Applied Sciences, Toulouse, Francia (2002)"},{"issue":"6","key":"15_CR27","doi-asserted-by":"publisher","first-page":"2580","DOI":"10.1109\/TCSI.2021.3067180","volume":"68","author":"A Pavlidis","year":"2021","unstructured":"Pavlidis, A., Lou\u00ebrat, M.-M., Faehn, E., Kumar, A., Stratigopoulos, H.-G.: SymBIST: symmetry-based analog and mixed-signal built-in self-test for functional safety. IEEE Trans. Circuits Syst. I Regul. Pap. 68(6), 2580\u20132593 (2021)","journal-title":"IEEE Trans. Circuits Syst. I Regul. Pap."},{"issue":"4","key":"15_CR28","doi-asserted-by":"publisher","first-page":"557","DOI":"10.1109\/TCPMT.2021.3068845","volume":"11","author":"NB Thaker","year":"2021","unstructured":"Thaker, N.B., Ashok, R., Manikandan, S., Nambath, N., Gupta, S.: A cost-effective solution for testing high-performance integrated circuits. IEEE Trans. Compon. Packag. Manuf. Technol. 11(4), 557\u2013564 (2021)","journal-title":"IEEE Trans. Compon. Packag. Manuf. Technol."},{"issue":"10","key":"15_CR29","doi-asserted-by":"publisher","first-page":"2125","DOI":"10.1109\/TCAD.2017.2783302","volume":"37","author":"H-G Stratigopoulos","year":"2017","unstructured":"Stratigopoulos, H.-G., Streitwieser, C.: Adaptive test with test escape estimation for mixed-signal ICs. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 37(10), 2125\u20132138 (2017)","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"issue":"3","key":"15_CR30","doi-asserted-by":"publisher","first-page":"782","DOI":"10.1109\/TIM.2019.2905307","volume":"69","author":"J Shi","year":"2019","unstructured":"Shi, J., Deng, Y., Wang, Z., He, Q.: A combined method for analog circuit fault diagnosis based on dependence matrices and intelligent classifiers. IEEE Trans. Instrument. Measur. 69(3), 782\u2013793 (2019)","journal-title":"IEEE Trans. Instrument. Measur."},{"issue":"1","key":"15_CR31","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TCAD.2018.2883978","volume":"39","author":"A Canelas","year":"2018","unstructured":"Canelas, A., P\u00f3voa, R., Martins, R., Louren\u00e7o, N., Guilherme, J., Carvalho, J.P.: FUZYE: a fuzzy c-means analog IC yield optimization using evolutionary-based algorithms. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 39(1), 1\u201313 (2018)","journal-title":"IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."},{"key":"15_CR32","first-page":"50","volume-title":"Design Automation and Test in Europe Conference and Exhibition, Munich, 2005","author":"A Sehgal","year":"2005","unstructured":"Sehgal, A., Liu, F., Ozev, S., Chakrabarty, K.: Test planning for mixed-signal SOCS with wrapped analog cores. In: Design Automation and Test in Europe Conference and Exhibition, Munich, 2005, pp. 50\u201355. IEEE Computer Society, Munich (2005)"}],"container-title":["Lecture Notes in Computer Science","Computational Science and Its Applications \u2013 ICCSA 2021"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-86653-2_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,9,24]],"date-time":"2021-09-24T17:49:13Z","timestamp":1632505753000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-86653-2_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021]]},"ISBN":["9783030866525","9783030866532"],"references-count":32,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-86653-2_15","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2021]]},"assertion":[{"value":"9 September 2021","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ICCSA","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Computational Science and Its Applications","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Cagliari","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Italy","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2021","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"13 September 2021","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"16 September 2021","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"21","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"iccsa2021","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/iccsa.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Customed version of CyberChair 4","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"1588","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"466","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"18","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"29% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2,5","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"8","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}