{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T21:24:15Z","timestamp":1743110655201,"version":"3.40.3"},"publisher-location":"Cham","reference-count":41,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030954833"},{"type":"electronic","value":"9783030954840"}],"license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-030-95484-0_28","type":"book-chapter","created":{"date-parts":[[2022,2,7]],"date-time":"2022-02-07T10:05:46Z","timestamp":1644228346000},"page":"477-495","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Diminisher: A\u00a0Linux Kernel Based Countermeasure for\u00a0TAA Vulnerability"],"prefix":"10.1007","author":[{"given":"Ameer","family":"Hamza","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maria","family":"Mushtaq","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Khurram","family":"Bhatti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"David","family":"Novo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Florent","family":"Bruguier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pascal","family":"Benoit","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2022,2,8]]},"reference":[{"key":"28_CR1","unstructured":"Intel. Intel 64 and IA-32 Architecture Software Developer\u2019s Manual, Vol. 3 (3A, 3B & 3C): System Programming Guide (2016)"},{"key":"28_CR2","unstructured":"Intel. Deep Dive: Intel Transactional Synchronization Extensions Asynchronous Abort, January 2021. http:\/\/www.software.intel.com\/content\/www\/us\/en\/develop\/articles\/software-security-guidance\/technical-documentation\/intel-tsx-asynchronous-abort"},{"key":"28_CR3","unstructured":"Intel. Deep Dive: Intel Analysis of Microarchitectural Data Sampling, May 2021. http:\/\/www.software.intel.com\/content\/www\/us\/en\/develop\/articles\/software-security-guidance\/technical-documentation\/intel-analysis-microarchitectural-data-sampling"},{"key":"28_CR4","unstructured":"Moghimi, D., Lipp, M., Sunar, B., Schwarz, M.: Medusa: Microarchitectural data leakage via automated attack synthesis. In: USENIX Security, August 2020"},{"key":"28_CR5","doi-asserted-by":"crossref","unstructured":"Canella, C., et al.: Fallout: leaking data on Meltdown-resistant CPUs. In: CCS (2019)","DOI":"10.1145\/3319535.3363219"},{"key":"28_CR6","unstructured":"Schaik, S.V., Minkin, M., Kwong, A., Genkin, D., Yarom, Y.: CacheOut: leaking data on intel cpus via cache evictions. In: IEEE Symposium on Security and Privacy (SP) (2021)"},{"key":"28_CR7","doi-asserted-by":"crossref","unstructured":"Schwarz, M., et al.: ZombieLoad: cross-privilege-boundary data sampling. In: CCS (2019)","DOI":"10.1145\/3319535.3354252"},{"key":"28_CR8","doi-asserted-by":"crossref","unstructured":"van Schaik, S., et al.: Rogue in-flight data load. In: IEEE SP (2019)","DOI":"10.1109\/SP.2019.00087"},{"key":"28_CR9","unstructured":"Yarom, Y., Falkner, K.: Flush+Reload: a high resolution, low noise, L3 cache side-channel attack. In: USENIX Security (2014)"},{"key":"28_CR10","unstructured":"Cache memory system having data and tag arrays and multi-purpose buffer assembly with multiple lines buffers. US Patent 5,680,572, July 1996"},{"key":"28_CR11","unstructured":"Linux Kernel: Microarchitectural Data Sampling (MDS) mitigation April 2021. http:\/\/www.kernel.org\/doc\/html\/latest\/x86\/mds"},{"key":"28_CR12","unstructured":"Linux Kernel: TAA - TSX Asynchronous Abort April 2021. http:\/\/www.kernel.org\/doc\/html\/latest\/admin-guide\/hw-vuln\/tsx_async_abort"},{"key":"28_CR13","unstructured":"Intel TSX Overview January 2021. http:\/\/scc.ustc.edu.cn\/zlsc\/tc4600\/intel\/2016.0.109\/compiler_c\/common\/core\/GUID-FB2F2539-18F5-4D5A-B814-F29FD0C32326"},{"key":"28_CR14","unstructured":"Intel 64 and IA-32 architectures optimization reference manual, June 2016"},{"key":"28_CR15","unstructured":"Akkary, H., et al.: Methods and apparatus for caching data in a nonblocking manner using a plurality of fill buffers. US Patent 5,671,444, October 1996"},{"key":"28_CR16","doi-asserted-by":"publisher","first-page":"1162","DOI":"10.1016\/j.asoc.2016.09.014","volume":"49","author":"M Chiappetta","year":"2016","unstructured":"Chiappetta, M., Savas, E., Yilmaz, C.: Real time detection of cache- based side-channel attacks using hardware performance counters. J. Appl. Soft Comput. 49, 1162\u20131174 (2016)","journal-title":"J. Appl. Soft Comput."},{"key":"28_CR17","doi-asserted-by":"crossref","unstructured":"Mushtaq, M., Novo, D., Bruguier, F., Beniot, P., Bhatti, M.K.: TransitGuard: an OS-based defense mechanism against transient execution attacks. In: 26th IEEE European Symposium (ETS 2021), May 2021","DOI":"10.1109\/ETS50041.2021.9465429"},{"key":"28_CR18","doi-asserted-by":"crossref","unstructured":"Cho, H., et al.: SmokeBomb: effective mitigation against cache side-channel attacks on the ARM architecture. In: MobiSys 2020: Proceedings of the 18th International Conference on Mobile Systems, Applications, and Services, June 2020","DOI":"10.1145\/3386901.3388888"},{"key":"28_CR19","unstructured":"Kim, T., Peinado, M., Mainar-Ruiz. G.: STEALTHMEM: system-level protection against cache-based side channel attacks in the cloud. In: Proceedings of the 21st USENIX Security Symposium (Security), Bellevue, WA, pp. 189\u2013204 (2012)"},{"key":"28_CR20","doi-asserted-by":"crossref","unstructured":"Kocher, P., et al.: Spectre attacks: exploiting speculative execution. In: IEEE SP (2019)","DOI":"10.1109\/SP.2019.00002"},{"key":"28_CR21","unstructured":"Lipp, M., et al.: Meltdown: reading kernel memory from userspace. In: USENIX Security (2018)"},{"key":"28_CR22","unstructured":"Van Bulck, J., et al.: Foreshadow: extracting the keys to the Intel SGX kingdom with transient out-oforder execution. In: USENIX Security (2018)"},{"key":"28_CR23","doi-asserted-by":"crossref","unstructured":"Goktus, E., Razavi, K., Portokalidis, G., Bos, H., Giuffrida, G.: Speculative probing: hacking blind in the spectre era. In: CCS 2020: Proceedings of the 2020 ACM SIGSAC Conference on Computer and Communications Security, October 2020","DOI":"10.1145\/3372297.3417289"},{"key":"28_CR24","first-page":"485","volume":"35","author":"X Wang","year":"2016","unstructured":"Wang, X., Karri, R.: Reusing hardware performance counters to detect and identify kernel control flow modifying rootkits. IEEE TCAD 35, 485\u2013498 (2016)","journal-title":"IEEE TCAD"},{"key":"28_CR25","doi-asserted-by":"crossref","unstructured":"Demme, J., et al.: On the feasibility of online malware detection with performance counters. In: ISCA (2013)","DOI":"10.1145\/2485922.2485970"},{"key":"28_CR26","doi-asserted-by":"crossref","unstructured":"Tang, A., Sethumadhavan, S., Stolfo, S.J.: Unsupervised anomaly based malware detection using hardware features. CoRR (2014)","DOI":"10.1007\/978-3-319-11379-1_6"},{"key":"28_CR27","unstructured":"Alam, M., et al.: Performance counters to rescue: a machine learning based safeguard against micro-architectural side-channel attacks. Crypt. ePrint Arch. (2017). https:\/\/eprint.iacr.org\/2017\/564"},{"key":"28_CR28","doi-asserted-by":"publisher","first-page":"1162","DOI":"10.1016\/j.asoc.2016.09.014","volume":"49","author":"M Chiappetta","year":"2016","unstructured":"Chiappetta, M., Savas, E., Yilmaz, C.: Real time detection of cache-based side-channel attacks using hardware performance counters. Appl. Soft Comput. 49, 1162\u20131174 (2016)","journal-title":"Appl. Soft Comput."},{"key":"28_CR29","doi-asserted-by":"crossref","unstructured":"Torres, G., Liu, C.: Can data-only exploits be detected at runtime using hardware events?: A case study of the heartbleed vulnerability. In: HASP, pp. 2:1\u20132:7 (2016)","DOI":"10.1145\/2948618.2948620"},{"key":"28_CR30","doi-asserted-by":"crossref","unstructured":"Zhang, T., Zhang, Y., Lee, R.B.: Cloudradar: a real-time side-channel attack detection system in clouds. In: RAID (2016)","DOI":"10.1007\/978-3-319-45719-2_6"},{"key":"28_CR31","unstructured":"Intel TSX Overview, January 2021. http:\/\/software.intel.com\/content\/www\/us\/en\/develop\/documentation\/cpp-compiler-developer-guide-and-reference\/top\/compiler-reference\/intrinsics\/intrinsics-for-intel-advanced-vector-extensions-2\/intrinsics-for-intel-transactional-synchronization-extensions-intel-tsx\/intel-transactional-synchronization-extensions-intel-tsx-overview"},{"key":"28_CR32","unstructured":"Intel Hyperthreading, June 2021. https:\/\/www.intel.com\/content\/www\/us\/en\/gaming\/resources\/hyper-threading"},{"key":"28_CR33","unstructured":"Behrens, J., Cao, A., Skeggs, C., Belay, A.,Kaashoek, M.F., Zeldovich, N.: fficiently mitigating transient execution attacks using the unmapped speculation contract. In: 14th USENIX Symposium on Operating Systems Design and Implementation (2020)"},{"key":"28_CR34","doi-asserted-by":"crossref","unstructured":"Mushtaq, M., Mukhtar, M.A., Lapotre, V., Bhattic, M.K., Gogniat, G.: Winter is here! A decade of cache-based side-channel attacks, detection & mitigation for RSA. Inf. Syst. 92, 101524 (2020)","DOI":"10.1016\/j.is.2020.101524"},{"key":"28_CR35","unstructured":"Weisse, O., et al.: Foreshadow-NG: breaking the virtual memory abstraction with transient out-of-order execution (2018). https:\/\/foreshadowattack.eu\/foreshadowNG.pdf"},{"key":"28_CR36","doi-asserted-by":"crossref","unstructured":"Yoo, R.M., Hughes, C.J., Lai, K., Rajwar, R.: Performance evaluation of intel transactional synchronization extensions for high-performance computing. In: 14th USENIX SC 2013: Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis (2013)","DOI":"10.1145\/2503210.2503232"},{"key":"28_CR37","doi-asserted-by":"crossref","unstructured":"Xu, Y., Bailey, M., Jahanian, F., Joshi, K., Hiltunen, M., Schlichting, R.: An exploration of L2 cache covert channels in virtualized environments. In: Proceedings of the 3rd ACM Workshop on Cloud Computing Security Workshop, Ser. CCSW 2011, pp. 29\u201340. ACM, New York (2011). http:\/\/doi.acm.org\/10.1145\/2046660.2046670","DOI":"10.1145\/2046660.2046670"},{"key":"28_CR38","unstructured":"Yarom, Y., Falkner, K.: FLUSH+RELOAD: a high resolution, low noise, L3 cache side-channel attack. In: Proceedings of the 23rd USENIX Conference on Security Symposium, ser. SEC2014, pp. 719\u2013732. USENIX Association, Berkeley (2014). http:\/\/dl.acm.org\/citation.cfm?id=2671225.2671271"},{"key":"28_CR39","doi-asserted-by":"publisher","unstructured":"Zhang, Y., Juels, A., Reiter, M.K., Ristenpart, T.: Cross-VM side channels and their use to extract private keys. In: Proceedings of the 2012 ACM Conference on Computer and Communications Security, ser. CCS 2012, pp. 305\u2013316. ACM, New York (2012). https:\/\/doi.org\/10.1145\/2382196.2382230","DOI":"10.1145\/2382196.2382230"},{"key":"28_CR40","doi-asserted-by":"crossref","unstructured":"Mushtaq, M., Akram, A., Bhatti, M.K., Chaudhry, M., Lapotre, V., Gogniat, G.: NIGHTs-WATCH: a cache-based side-channel intrusion detector using hardware performance counters. In: Proceedings of the 7th International Workshop on Hardware and Architectural Support for Security and Privacy, New York, June 2018, pp. 189\u2013204 (2018)","DOI":"10.1145\/3214292.3214293"},{"key":"28_CR41","doi-asserted-by":"crossref","unstructured":"Mushtaq, M., et al.: WHISPER: a tool for run-time detection of side-channel attacks. IEEE Access, 8, 83 871\u201383 900 (2020)","DOI":"10.1109\/ACCESS.2020.2988370"}],"container-title":["Lecture Notes in Computer Science","Computer Security. ESORICS 2021 International Workshops"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-95484-0_28","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,2,7]],"date-time":"2022-02-07T10:10:11Z","timestamp":1644228611000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-95484-0_28"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"ISBN":["9783030954833","9783030954840"],"references-count":41,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-95484-0_28","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2022]]},"assertion":[{"value":"8 February 2022","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ESORICS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"European Symposium on Research in Computer Security","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Darmstadt","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Germany","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2021","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"4 October 2021","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"8 October 2021","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"26","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"esorics2021","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/esorics2021.athene-center.de\/index.php","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"351","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"71","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"20% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3.07","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"6.06","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"The conference was held virtually due to the COVID-19 pandemic.","order":10,"name":"additional_info_on_review_process","label":"Additional Info on Review Process","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}