{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,4]],"date-time":"2025-04-04T04:23:47Z","timestamp":1743740627002,"version":"3.40.3"},"publisher-location":"Cham","reference-count":20,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030954970"},{"type":"electronic","value":"9783030954987"}],"license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-030-95498-7_5","type":"book-chapter","created":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T22:03:52Z","timestamp":1649455432000},"page":"31-38","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["CRFlex: A Flexible and\u00a0Configurable Cryptographic Hardware Accelerator for\u00a0AES Block Cipher Modes"],"prefix":"10.1007","author":[{"given":"Pietro","family":"Nannipieri","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Baldanzi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Crocetti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stefano","family":"Di Matteo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francesco","family":"Falaschi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Luca","family":"Fanucci","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sergio","family":"Saponara","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2022,4,9]]},"reference":[{"doi-asserted-by":"crossref","unstructured":"Rahman, F., Farmani, M., Tehranipoor, M., Jin, Y.: Hardware-assisted cybersecurity for IoT devices. In: IEEE 18th International Workshop on Microprocessor and SOC Test and Verification (2017)","key":"5_CR1","DOI":"10.1109\/MTV.2017.16"},{"doi-asserted-by":"crossref","unstructured":"Nannipieri, P., et al.: Sha2 and sha-3 accelerator design in a 7 nm technology within the european processor initiative. Microprocessors and Microsystems (2020)","key":"5_CR2","DOI":"10.1016\/j.micpro.2020.103444"},{"doi-asserted-by":"crossref","unstructured":"P.\u00a0Nannipieri,et al.: True random number generator based on fibonacci-galois ring oscillators for fpga. Appl. Sci. (Switzerland), 11(8) (2021)","key":"5_CR3","DOI":"10.3390\/app11083330"},{"doi-asserted-by":"crossref","unstructured":"Stefano, D., et al.: Secure elliptic curve crypto-processor for real-time iot applications. Energies, 14(15) (2021)","key":"5_CR4","DOI":"10.3390\/en14154676"},{"unstructured":"NIST. FIPS 197: Advanced Encryption Standard (AES). Federal Information Processing Standards Publication, 197(441), 03110 (2001)","key":"5_CR5"},{"doi-asserted-by":"crossref","unstructured":"Baldanzi, L., Crocetti, L., Di Matteo, S., Fanucci, L., Saponara, S., Hameau, P.: Crypto accelerators for power-efficient and real-time on-chip implementation of secure algorithms. In: 2019 26th IEEE International Conference on Electronics, Circuits and Systems (ICECS) (2019)","key":"5_CR6","DOI":"10.1109\/ICECS46596.2019.8964731"},{"doi-asserted-by":"crossref","unstructured":"Rashid, M., Imran, M., Jafri, A.R., Al-Somani, T.F.: Comparative analysis of flexible cryptographic implementations. In: Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), 2016 11th International Symposium, pp. 1\u20136. IEEE (2016)","key":"5_CR7","DOI":"10.1109\/ReCoSoC.2016.7533901"},{"doi-asserted-by":"crossref","unstructured":"Ben Hadjy Youssef, N., El Hadj Youssef, W., Machhout, M., Tourki, R., Torki, K.: Instruction set extensions of AES algorithms for 32-bit processors. In: 2014 International Carnahan Conference on Security Technology (ICCST) (2014)","key":"5_CR8","DOI":"10.1109\/CCST.2014.6986988"},{"doi-asserted-by":"crossref","unstructured":"Sayilar, G., Chiou, D.: Cryptoraptor: high throughput reconfigurable cryptographic processor. In: Proceedings of the 2014 IEEE\/ACM International Conference on Computer-Aided Design, pp. 154\u2013161. IEEE Press (2014)","key":"5_CR9","DOI":"10.1109\/ICCAD.2014.7001346"},{"doi-asserted-by":"crossref","unstructured":"Tao, X.C., Zhang, D.L., Song, Y.K.: An implementation of configurable and Small-Area AES IP Core oriented Avalon Bus (2015)","key":"5_CR10","DOI":"10.2991\/aiie-15.2015.49"},{"doi-asserted-by":"crossref","unstructured":"Chang, K., Chen, Y.,\u00a0Hsieh, C.,\u00a0Huang, C.,\u00a0Chang, C.: Embedded a low area 32-bit AES for image encryption\/decryption application. In: Circuits and Systems, 2009. ISCAS 2009. IEEE International Symposium on, pp. 1922\u20131925. IEEE (2009)","key":"5_CR11","DOI":"10.1109\/ISCAS.2009.5118159"},{"doi-asserted-by":"crossref","unstructured":"Mavroeidis, V., Vishi, K., Zych, M. D., Josang, A.: The impact of quantum computing on present cryptography. (IJACSA) Int. J. Adv.Comput. Sci. Appl. 9(3) (2018)","key":"5_CR12","DOI":"10.14569\/IJACSA.2018.090354"},{"doi-asserted-by":"crossref","unstructured":"Ueno, R., Morioka, S., Homma, N., Aoki, T.: A high throughput\/gate aes hardware architecture by compressing encryption and decryption datapaths - toward efficient cbc-mode implementa. Cryptol. ePrint Archive, Report 2016\/595 (2016)","key":"5_CR13","DOI":"10.1007\/978-3-662-53140-2_26"},{"unstructured":"Dworkin, M.: NIST Special Publication 800-38A. Technical report (2001)","key":"5_CR14"},{"key":"5_CR15","volume-title":"NIST Special Publication 800\u201338B","author":"M Dworkin","year":"2005","unstructured":"Dworkin, M.: NIST Special Publication 800\u201338B. US Department of Commerce, Technology Administration, National Institute of Standards and Technology (2005)"},{"key":"5_CR16","volume-title":"NIST Special Publication 800\u201338C","author":"M Dworkin","year":"2004","unstructured":"Dworkin, M.: NIST Special Publication 800\u201338C. US Department of Commerce, Technology Administration, National Institute of Standards and Technology (2004)"},{"key":"5_CR17","volume-title":"NIST Special Publication 800\u201338D","author":"M Dworkin","year":"2007","unstructured":"Dworkin, M.: NIST Special Publication 800\u201338D. US Department of Commerce, Technology Administration, National Institute of Standards and Technology (2007)"},{"key":"5_CR18","volume-title":"NIST Special Publication 800\u201338E","author":"M Dworkin","year":"2008","unstructured":"Dworkin, M.: NIST Special Publication 800\u201338E. US Department of Commerce, Technology Administration, National Institute of Standards and Technology (2008)"},{"unstructured":"Crypt-ip-120 aes crypto, rambus. www.rambus.com\/security\/crypto-accelerator-hardware-cores\/basic-crypto-blocks\/crypt-ip-120\/. Accessed 6 Apr (2021)","key":"5_CR19"},{"doi-asserted-by":"crossref","unstructured":"Mathew, Sanu K., et al.: 53 gbps native $$gf(2^4)^2$$ composite-field aes-encrypt\/decrypt accelerator for content-protection in 45 nm high-performance microprocessors. IEEE J. Solid-State Circuits, 46(4), 767\u2013776 (2011)","key":"5_CR20","DOI":"10.1109\/JSSC.2011.2108131"}],"container-title":["Lecture Notes in Electrical Engineering","Applications in Electronics Pervading Industry, Environment and Society"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-95498-7_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,8]],"date-time":"2022-04-08T22:09:24Z","timestamp":1649455764000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-95498-7_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"ISBN":["9783030954970","9783030954987"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-95498-7_5","relation":{},"ISSN":["1876-1100","1876-1119"],"issn-type":[{"type":"print","value":"1876-1100"},{"type":"electronic","value":"1876-1119"}],"subject":[],"published":{"date-parts":[[2022]]},"assertion":[{"value":"9 April 2022","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ApplePies","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Applications in Electronics Pervading Industry, Environment and Society","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2021","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"21 September 2021","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22 September 2021","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"9","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"applepies2021","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}