{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T22:47:33Z","timestamp":1743115653948,"version":"3.40.3"},"publisher-location":"Cham","reference-count":35,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030973476"},{"type":"electronic","value":"9783030973483"}],"license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-030-97348-3_13","type":"book-chapter","created":{"date-parts":[[2022,3,8]],"date-time":"2022-03-08T07:02:49Z","timestamp":1646722969000},"page":"233-253","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":4,"title":["Under the\u00a0Dome: Preventing Hardware Timing Information Leakage"],"prefix":"10.1007","author":[{"given":"Mathieu","family":"Escouteloup","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ronan","family":"Lashermes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jacques","family":"Fournier","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jean-Louis","family":"Lanet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2022,3,9]]},"reference":[{"key":"13_CR1","unstructured":"Managing-Speculation-on-AMD-Processors. Technical report, Advanced Micro Devices (2018)"},{"key":"13_CR2","unstructured":"Embench: a modern embedded benchmark suite (2020). https:\/\/embench.org\/"},{"key":"13_CR3","doi-asserted-by":"crossref","unstructured":"Aciicmez, O., Seifert, J.P.: Cheap hardware parallelism implies cheap security. In: Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC 2007), Vienna, Austria, pp. 80\u201391. IEEE, September 2007","DOI":"10.1109\/FDTC.2007.16"},{"key":"13_CR4","doi-asserted-by":"crossref","unstructured":"Aldaya, A.C., Brumley, B.B., ul Hassan, S., Pereida Garcia, C., Tuveri, N.: Port contention for fun and profit. In: 2019 IEEE Symposium on Security and Privacy (SP), San Francisco, CA, USA, pp. 870\u2013887. IEEE, May 2019","DOI":"10.1109\/SP.2019.00066"},{"key":"13_CR5","doi-asserted-by":"crossref","unstructured":"Andrysco, M., Kohlbrenner, D., Mowery, K., Jhala, R., Lerner, S., Shacham, H.: On subnormal floating point and abnormal timing. In: IEEE Symposium on Security and Privacy (SP), San Jose, CA, USA, pp. 623\u2013639. IEEE, May 2015","DOI":"10.1109\/SP.2015.44"},{"key":"13_CR6","unstructured":"Bernstein, D.J.: Cache-timing attacks on AES, p. 37 (2005)"},{"key":"13_CR7","doi-asserted-by":"crossref","unstructured":"Bourgeat, T., Lebedev, I., Wright, A., Zhang, S., Devadas, S.: MI6: secure enclaves in a speculative out-of-order processor. In: Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 42\u201356 (2019)","DOI":"10.1145\/3352460.3358310"},{"key":"13_CR8","unstructured":"Bulpin, J.R., Pratt, I.A.: Multiprogramming performance of the Pentium 4 with Hyper-Threading. In: Second Annual Workshop on Duplicating, Deconstruction and Debunking (WDDD), p. 10 (2004)"},{"key":"13_CR9","doi-asserted-by":"crossref","unstructured":"Canella, C., et al.: Fallout: leaking data on meltdown-resistant CPUs. In: Proceedings of the 2019 ACM SIGSAC Conference on Computer and Communications Security, CCS\u201919, pp. 769\u2013784. Association for Computing Machinery, New York (2019)","DOI":"10.1145\/3319535.3363219"},{"key":"13_CR10","unstructured":"Canella, C., et al.: A systematic evaluation of transient execution attacks and defenses. In: 28th USENIX Security Symposium (USENIX Security 19), November 2019"},{"key":"13_CR11","unstructured":"Costan, V., Lebedev, I., Devadas, S.: Sanctum: minimal hardware extensions for strong software isolation. In: 25th USENIX Security Symposium (USENIX Security 16), Austin, TX, USA, pp. 857\u2013874. USENIX Association August 2016"},{"key":"13_CR12","unstructured":"Dessouky, G., Frassetto, T., Sadeghi, A.R.: HybCache: hybrid side-channel-resilient caches for trusted execution environments. In: 29th USENIX Security Symposium (USENIX Security 20). USENIX Association, September 2020"},{"issue":"1","key":"13_CR13","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/s13389-016-0141-6","volume":"8","author":"Q Ge","year":"2018","unstructured":"Ge, Q., Yarom, Y., Cock, D., Heiser, G.: A survey of microarchitectural timing attacks and countermeasures on contemporary hardware. J. Cryptogr. Eng. 8(1), 1\u201327 (2018)","journal-title":"J. Cryptogr. Eng."},{"key":"13_CR14","doi-asserted-by":"crossref","unstructured":"Ge, Q., Yarom, Y., Heiser, G.: No security without time protection: we need a new hardware-software contract. In: Proceedings of the 9th Asia-Pacific Workshop on Systems - APSys\u201918, Jeju Island, Republic of Korea, pp. 1\u20139. ACM Press (2018)","DOI":"10.1145\/3265723.3265724"},{"key":"13_CR15","unstructured":"Larabel, M.: Intel Hyper Threading Performance With A Core I7 On Ubuntu 18.04 LTS. Phoronix (2018). https:\/\/www.phoronix.com\/scan.php?page=article&item=intel-ht-2018&num=4"},{"key":"13_CR16","doi-asserted-by":"crossref","unstructured":"Khasawneh, K.N., Koruyeh, E.M., Song, C., Evtyushkin, D., Ponomarev, D., Abu-Ghazaleh, N.: SafeSpec: banishing the spectre of a meltdown with leakage-free speculation. In: Proceedings of the 56th Annual Design Automation Conference 2019 (DAC16), Las Vegas, NV, USA, pp. 1\u20136. ACM Press, June 2019","DOI":"10.1145\/3316781.3317903"},{"key":"13_CR17","doi-asserted-by":"crossref","unstructured":"Kiriansky, V., Lebedev, I., Amarasinghe, S., Devadas, S., Emer, J.: DAWG: a defense against cache timing attacks in speculative execution processors. In: 2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), Fukuoka, pp. 974\u2013987. IEEE, October 2018","DOI":"10.1109\/MICRO.2018.00083"},{"key":"13_CR18","doi-asserted-by":"crossref","unstructured":"Kocher, P., et al.: Spectre attacks: exploiting speculative execution. In: 40th IEEE Symposium on Security and Privacy (S&P\u201919), Los Alamitos, CA, USA. IEEE Computer Society, May 2019","DOI":"10.1109\/SP.2019.00002"},{"key":"13_CR19","unstructured":"Larabel, M.: Intel Hyper Threading Performance With A Core i7 On Ubuntu 18.04 LTS - Phoronix, June 2018. https:\/\/www.phoronix.com\/scan.php?page=article&item=intel-ht-2018&num=4"},{"key":"13_CR20","unstructured":"Lipp, M., et al.: Meltdown: reading kernel memory from user space. In: 27th USENIX Security Symposium (USENIX Security 18), Baltimore, MD, USA, pp. 973\u2013990. USENIX Association, August 2018"},{"key":"13_CR21","doi-asserted-by":"crossref","unstructured":"Qureshi, M.K.: CEASER: mitigating conflict-based cache attacks via encrypted-address and remapping. In: 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), Fukuoka, pp. 775\u2013787 (2018)","DOI":"10.1109\/MICRO.2018.00068"},{"key":"13_CR22","doi-asserted-by":"crossref","unstructured":"van Schaik, S., et al.: RIDL: Rogue In-Flight Data Load. In: 40th IEEE Symposium on Security and Privacy (S&P\u201919), San Francisco, CA, USA, p. 18, May 2019","DOI":"10.1109\/SP.2019.00087"},{"key":"13_CR23","doi-asserted-by":"crossref","unstructured":"Schwarz, M., Lipp, M., Canella, C., Schilling, R., Kargl, F., Gruss, D.: ConTExT: a generic approach for mitigating spectre. In: Proceedings of the 27th Annual Network and Distributed System Security Symposium (NDSS20). Internet Society, Reston (2020)","DOI":"10.14722\/ndss.2020.24271"},{"key":"13_CR24","doi-asserted-by":"crossref","unstructured":"Schwarz, M., et al.: ZombieLoad: cross-privilege-boundary data sampling. In: Proceedings of the 2019 ACM SIGSAC Conference on Computer and Communications Security, p. 15, May 2019","DOI":"10.1145\/3319535.3354252"},{"key":"13_CR25","doi-asserted-by":"crossref","unstructured":"Townley, D., Ponomarev, D.: SMT-COP: defeating side-channel attacks on execution units in SMT processors. In: 2019 28th International Conference on Parallel Architectures and Compilation Techniques (PACT), pp. 43\u201354 (2019)","DOI":"10.1109\/PACT.2019.00012"},{"key":"13_CR26","doi-asserted-by":"crossref","unstructured":"Trilla, D., Hernandez, C., Abella, J., Cazorla, F.J.: Cache side-channel attacks and time-predictability in high-performance critical real-time systems. In: Proceedings of the 55th Annual Design Automation Conference, San Francisco, CA, USA, pp. 1\u20136. ACM, June 2018","DOI":"10.1145\/3195970.3196003"},{"key":"13_CR27","unstructured":"Turner, P.: Retpoline: a software construct for preventing branch-target-injection, January 2018. https:\/\/support.google.com\/faqs\/answer\/7625886"},{"key":"13_CR28","unstructured":"Van Bulck, J., et al.: Foreshadow: extracting the keys to the intel SGX kingdom with transient out-of-order execution. In: Proceedings of the 27th USENIX Security Symposium (USENIX Security 18), Baltimore, MD, USA, pp. 991\u20131008. USENIX Association, August 2018"},{"key":"13_CR29","doi-asserted-by":"crossref","unstructured":"Wang, Z., Lee, R.: Covert and side channels due to processor architecture. In: 2006 22nd Annual Computer Security Applications Conference (ACSAC\u201906), Miami Beach, FL, USA, pp. 473\u2013482. IEEE, December 2006","DOI":"10.1109\/ACSAC.2006.20"},{"key":"13_CR30","doi-asserted-by":"crossref","unstructured":"Wang, Z., Lee, R.B.: New cache designs for thwarting software cache-based side channel attacks. In: Proceedings of the 34th Annual International Symposium on Computer Architecture - ISCA\u201907, San Diego, CA, USA, p. 494. ACM Press (2007)","DOI":"10.1145\/1250662.1250723"},{"key":"13_CR31","unstructured":"Waterman, A., Asanovic, K.: The RISC-V Instruction Set Manual, Volume I: User-Level ISA, December 2019"},{"key":"13_CR32","unstructured":"Werner, M., Unterluggauer, T., Giner, L., Schwarz, M., Gruss, D., Mangard, S.: SCATTERCACHE: thwarting cache attacks via cache set randomization. In: 28th USENIX Security Symposium (USENIX Security 19), Santa Clara, CA, pp. 675\u2013692. USENIX Association (2019)"},{"key":"13_CR33","doi-asserted-by":"crossref","unstructured":"Wistoff, N., Schneider, M., G\u00fcrkaynak, F.K., Benini, L., Heiser, G.: Prevention of microarchitectural covert channels on an open-source 64-bit RISC-V core. CoRR arXiv:2005.02193 (2020)","DOI":"10.23919\/DATE51398.2021.9474214"},{"key":"13_CR34","doi-asserted-by":"crossref","unstructured":"Yan, M., Choi, J., Skarlatos, D., Morrison, A., Fletcher, C., Torrellas, J.: InvisiSpec: making speculative execution invisible in the cache hierarchy. In: 2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), Fukuoka, pp. 428\u2013441. IEEE, October 2018","DOI":"10.1109\/MICRO.2018.00042"},{"key":"13_CR35","unstructured":"Yarom, Y., Falkner, K.: FLUSH+RELOAD: a high resolution, low noise, L3 cache side-channel attack. In: 23rd USENIX Security Symposium (USENIX Security 14), San Diego, CA, USA, pp. 719\u2013732. USENIX Association (2014)"}],"container-title":["Lecture Notes in Computer Science","Smart Card Research and Advanced Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-97348-3_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,3,8]],"date-time":"2022-03-08T07:06:45Z","timestamp":1646723205000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-97348-3_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"ISBN":["9783030973476","9783030973483"],"references-count":35,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-97348-3_13","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2022]]},"assertion":[{"value":"9 March 2022","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"CARDIS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Smart Card Research and Advanced Applications","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"L\u00fcbeck","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Germany","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2021","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"11 November 2021","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"12 November 2021","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"20","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"cardis2021","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/cardis2021.its.uni-luebeck.de\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"EasyChair","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"32","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"16","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"50% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3.5","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3.5","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}