{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T05:11:11Z","timestamp":1743138671137,"version":"3.40.3"},"publisher-location":"Cham","reference-count":101,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030983468"},{"type":"electronic","value":"9783030983475"}],"license":[{"start":{"date-parts":[[2012,2,24]],"date-time":"2012-02-24T00:00:00Z","timestamp":1330041600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2012,2,24]],"date-time":"2012-02-24T00:00:00Z","timestamp":1330041600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-030-98347-5_18","type":"book-chapter","created":{"date-parts":[[2022,8,22]],"date-time":"2022-08-22T14:04:15Z","timestamp":1661177055000},"page":"451-480","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Approximate Computing for Energy-Constrained DNN-Based Speech Recognition"],"prefix":"10.1007","author":[{"given":"Bo","family":"Liu","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hao","family":"Cai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhen","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jun","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2012,2,24]]},"reference":[{"key":"18_CR1","doi-asserted-by":"publisher","first-page":"186456","DOI":"10.1109\/ACCESS.2019.2960948","volume":"7","author":"B Liu","year":"2019","unstructured":"Liu B, Wang Z, Zhu W et al. An ultra-low power always-on keyword spotting accelerator using quantized convolutional neural network and voltage-domain analog switching network-based approximate computing. IEEE Access 2019;7:186456\u2013186469.","journal-title":"IEEE Access"},{"key":"18_CR2","doi-asserted-by":"publisher","first-page":"280","DOI":"10.1109\/ICITEED.2018.8534807","volume-title":"2018 10th international conference on information technology and electrical engineering (ICITEE)","author":"R Hidayat","year":"2018","unstructured":"Hidayat R, Bejo A, Sumaryono S et al. Denoising speech for MFCC feature extraction using wavelet transformation in speech recognition system. In: 2018 10th international conference on information technology and electrical engineering (ICITEE). Piscataway: IEEE; 2018. p. 280\u2013284."},{"key":"18_CR3","first-page":"1","volume-title":"2018 IEEE\/ACM international symposium on nanoscale architectures (NANOARCH)","author":"Q Li","year":"2018","unstructured":"Li Q, Zhu H, Qiao F et al. Energy-efficient MFCC extraction architecture in mixed-signal domain for automatic speech recognition. In: 2018 IEEE\/ACM international symposium on nanoscale architectures (NANOARCH). Piscataway: IEEE; 2018. p. 1\u20133."},{"issue":"4","key":"18_CR4","doi-asserted-by":"publisher","first-page":"1738","DOI":"10.1121\/1.399423","volume":"87","author":"H Hermansky","year":"1990","unstructured":"Hermansky H. Perceptual linear predictive (PLP) analysis of speech. J Acoust Soc Am. 1990;87(4):1738\u20131752.","journal-title":"J Acoust Soc Am"},{"key":"18_CR5","doi-asserted-by":"crossref","unstructured":"Hermansky H, Morgan N, Bayya A et al. The challenge of inverse-E: the RASTA-PLP method. In: Conference record of the twenty-fifth Asilomar conference on signals, systems & computers Piscataway: IEEE Computer Society; 1991. p. 800\u2013801.","DOI":"10.1109\/ACSSC.1991.186557"},{"key":"18_CR6","doi-asserted-by":"crossref","unstructured":"Gupta H, Gupta D. LPC and LPCC method of feature extraction in speech recognition system. In: 2016 6th international conference-cloud system and big data engineering (confluence) Piscataway: IEEE; 2016. p. 498\u2013502.","DOI":"10.1109\/CONFLUENCE.2016.7508171"},{"issue":"06","key":"18_CR7","doi-asserted-by":"publisher","first-page":"1","DOI":"10.4236\/jcc.2015.36001","volume":"3","author":"VZ K\u00ebpuska","year":"2015","unstructured":"K\u00ebpuska VZ, Elharati HA. Robust speech recognition system using conventional and hybrid features of MFCC, LPCC, PLP, RASTA-PLP and hidden Markov model classifier in noisy conditions. J Comput Commun 2015;3(06):1.","journal-title":"J Comput Commun"},{"key":"18_CR8","doi-asserted-by":"publisher","first-page":"82453","DOI":"10.1109\/ACCESS.2019.2924340","volume":"7","author":"B Liu","year":"2019","unstructured":"Liu B, Wang Z, Fan H et al. EERA-KWS: A 163 TOPS\/W always-on keyword spotting accelerator in 28nm CMOS using binary weight network and precision self-adaptive approximate computing. IEEE Access 2019;7:82453\u201382465.","journal-title":"IEEE Access"},{"key":"18_CR9","doi-asserted-by":"crossref","unstructured":"Giraldo JP, Lauwereins S, Badami K et al. 18\u03bcW SoC for near-microphone keyword spotting and speaker verification. In: 2019 symposium on VLSI circuits Piscataway: IEEE; 2019. p. C52\u2013C53.","DOI":"10.23919\/VLSIC.2019.8777994"},{"issue":"12","key":"18_CR10","doi-asserted-by":"publisher","first-page":"4733","DOI":"10.1109\/TCSI.2020.2997913","volume":"67","author":"B Liu","year":"2020","unstructured":"Liu B, Cai H, Wang Z et al. A 22nm, 10.8 \u03bcW\/15.1 \u03bcW dual computing modes high power-performance-area efficiency domained background noise aware keyword-spotting processor. IEEE Trans Circuits Syst I Regu Pap. 2020;67(12):4733\u20134746.","journal-title":"IEEE Trans Circuits Syst I Regu Pap"},{"issue":"2","key":"18_CR11","doi-asserted-by":"publisher","first-page":"754","DOI":"10.1109\/TVLSI.2015.2413454","volume":"24","author":"J Jo","year":"2015","unstructured":"Jo J, Yoo H, Park IC. Energy-efficient floating-point MFCC extraction architecture for speech recognition systems. IEEE Trans Very Large Scale Integr Syst 2015;24(2):754\u2013758.","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"18_CR12","unstructured":"Zhang Y, Suda N, Lai L et al. Hello edge: keyword spotting on microcontrollers 2017. Preprint arXiv: 1711.07128."},{"key":"18_CR13","doi-asserted-by":"crossref","unstructured":"Shan W, Yang M, Xu J et al. 14.1 A 510nW 0.41 V low-memory low-computation keyword-spotting chip using serial FFT-based MFCC and binarized depthwise separable convolutional neural network in 28nm CMOS. In: 2020 IEEE international solid-state circuits conference-(ISSCC) Piscataway: IEEE; 2020. p. 230\u2013232.","DOI":"10.1109\/ISSCC19947.2020.9063000"},{"key":"18_CR14","doi-asserted-by":"crossref","unstructured":"Fernandez-Marques J, Tseng VWS, Bhattachara S et al. On-the-fly deterministic binary filters for memory efficient keyword spotting applications on embedded devices. In: Proceedings of the 2nd international workshop on embedded and mobile deep learning 2018. p. 13\u201318.","DOI":"10.1145\/3212725.3212731"},{"key":"18_CR15","doi-asserted-by":"publisher","first-page":"33","DOI":"10.1016\/j.mejo.2019.03.011","volume":"87","author":"Y Gong","year":"2019","unstructured":"Gong Y, Liu B, Ge W et al. ARA: cross-layer approximate computing framework based reconfigurable architecture for CNNs. Microelectron J. 2019;87:33\u201344.","journal-title":"Microelectron J."},{"key":"18_CR16","doi-asserted-by":"publisher","first-page":"166","DOI":"10.1109\/ESSCIRC.2018.8494342","volume-title":"ESSCIRC 2018-IEEE 44th European solid state circuits conference (ESSCIRC)","author":"JSP Giraldo","year":"2018","unstructured":"Giraldo JSP, Verhelst M. Laika: a 5\u03bcW programmable LSTM accelerator for always-on keyword spotting in 65nm CMOS. In: ESSCIRC 2018-IEEE 44th European solid state circuits conference (ESSCIRC). Piscataway: IEEE; 2018. p. 166\u2013169."},{"issue":"12","key":"18_CR17","doi-asserted-by":"publisher","first-page":"2004","DOI":"10.3390\/electronics9122004","volume":"9","author":"J Jo","year":"2020","unstructured":"Jo J, Kung J, Lee Y. Approximate LSTM computing for energy-efficient speech recognition. Electronics 2020;9(12):2004.","journal-title":"Electronics"},{"key":"18_CR18","unstructured":"Lin M, Chen Q, Yan S. Network in network. 2013. Preprint arXiv: 1312.4400."},{"key":"18_CR19","unstructured":"Han S, Mao H, Dally WJ. Deep compression: compressing deep neural networks with pruning, trained quantization and Huffman coding. 2015. Preprint arXiv: 1510.00149."},{"key":"18_CR20","doi-asserted-by":"crossref","unstructured":"He K, Zhang X, Ren S et al. Deep residual learning for image recognition. In: Proceedings of the IEEE conference on computer vision and pattern recognition 2016. p. 770\u2013778.","DOI":"10.1109\/CVPR.2016.90"},{"key":"18_CR21","unstructured":"Zoph B, Le QV. Neural architecture search with reinforcement learning. 2016. Preprint arXiv: 1611.01578."},{"key":"18_CR22","doi-asserted-by":"crossref","unstructured":"He K, Zhang X, Ren S et al. Deep residual learning for image recognition. In: Proceedings of the IEEE conference on computer vision and pattern recognition. 2016. p. 770\u2013778.","DOI":"10.1109\/CVPR.2016.90"},{"key":"18_CR23","doi-asserted-by":"crossref","unstructured":"Yin S, Ouyang P, Zheng S et al. A 141 \u03bcw, 2.46 pJ\/neuron binarized convolutional neural network based self-learning speech recognition processor in 28nm CMOS. In: 2018 IEEE symposium on VLSI circuits. Piscataway: IEEE; 2018. p. 139\u2013140.","DOI":"10.1109\/VLSIC.2018.8502309"},{"key":"18_CR24","doi-asserted-by":"crossref","unstructured":"Ko JH, Fromm J, Philipose M et al. Limiting numerical precision of neural networks to achieve real-time voice activity detection. In: 2018 IEEE international conference on acoustics, speech and signal processing (ICASSP) Piscataway: IEEE; 2018. p. 2236\u20132240.","DOI":"10.1109\/ICASSP.2018.8462127"},{"key":"18_CR25","doi-asserted-by":"crossref","unstructured":"Lu Y, Shan W, Xu J. A depthwise separable convolution neural network for small-footprint keyword spotting using approximate MAC unit and streaming convolution reuse. In: 2019 IEEE Asia pacific conference on circuits and systems (APCCAS) Piscataway: IEEE; 2019. p. 309\u2013312.","DOI":"10.1109\/APCCAS47518.2019.8953096"},{"key":"18_CR26","doi-asserted-by":"crossref","unstructured":"Liu B, Sun Y, Cai H et al. An ultra-low power keyword-spotting accelerator using circuit-architecture-system co-design and self-adaptive approximate computing based BWN. In: Proceedings of the 2020 on great lakes symposium on VLSI 2020. p. 193\u2013198.","DOI":"10.1145\/3386263.3406906"},{"key":"18_CR27","doi-asserted-by":"publisher","first-page":"186456","DOI":"10.1109\/ACCESS.2019.2960948","volume":"7","author":"B Liu","year":"2019","unstructured":"Liu B, Wang Z, Zhu W et al. An ultra-low power always-on keyword spotting accelerator using quantized convolutional neural network and voltage-domain analog switching network-based approximate computing. IEEE Access 2019;7:186456\u2013186469.","journal-title":"IEEE Access"},{"key":"18_CR28","doi-asserted-by":"publisher","first-page":"160","DOI":"10.1109\/ISSCC42613.2021.9365969","volume-title":"2021 IEEE international solid-state circuits conference (ISSCC)","author":"D Wang","year":"2021","unstructured":"Wang D, Kim SJ, Yang M et al. A background-noise and process-variation-tolerant 109nW acoustic feature extractor based on spike-domain divisive-energy normalization for an always-on keyword spotting device. In: 2021 IEEE international solid-state circuits conference (ISSCC). vol. 64. Piscataway: IEEE; 2021. p. 160\u2013162."},{"key":"18_CR29","unstructured":"Coates A, Huval B, Wang T et al. Deep learning with COTS HPC systems. In: International conference on machine learning New York: PMLR; 2013. p. 1337\u20131345."},{"key":"18_CR30","unstructured":"Jouppi NP, Young C, Patil N et al. In-datacenter performance analysis of a tensor processing unit. In: Proceedings of the 44th annual international symposium on computer architecture 2017. p. 1\u201312."},{"issue":"1","key":"18_CR31","doi-asserted-by":"publisher","first-page":"127","DOI":"10.1109\/JSSC.2016.2616357","volume":"52","author":"Y Chen","year":"2016","unstructured":"Chen YH, Krishna T, Emer JS et al. Eyeriss: an energy-efficient reconfigurable accelerator for deep convolutional neural networks. IEEE J Solid-State Circuits 2016;52(1):127\u2013138.","journal-title":"IEEE J Solid-State Circuits"},{"issue":"6","key":"18_CR32","doi-asserted-by":"publisher","first-page":"333","DOI":"10.1038\/s41928-018-0092-2","volume":"1","author":"D Ielmini","year":"2018","unstructured":"Ielmini D, Wong HSP. In-memory computing with resistive switching devices. Nat Electron 2018;1(6):333\u2013343.","journal-title":"Nat Electron"},{"issue":"3","key":"18_CR33","doi-asserted-by":"publisher","first-page":"191","DOI":"10.1038\/nnano.2015.29","volume":"10","author":"HSP Wong","year":"2015","unstructured":"Wong HSP, Salahuddin S. Memory leads the way to better computing. Nat Nanotechnol. 2015;10(3):191\u2013194.","journal-title":"Nat Nanotechnol"},{"issue":"7792","key":"18_CR34","doi-asserted-by":"publisher","first-page":"641","DOI":"10.1038\/s41586-020-1942-4","volume":"577","author":"P Yao","year":"2020","unstructured":"Yao P, Wu H, Gao B et al. Fully hardware-implemented memristor convolutional neural network. Nature 2020;577(7792):641\u2013646.","journal-title":"Nature"},{"key":"18_CR35","first-page":"280","volume-title":"2016 21st Asia and south pacific design automation conference (ASP-DAC)","author":"L Ni","year":"2016","unstructured":"Ni L, Wang Y, Yu H et al. An energy-efficient matrix multiplication accelerator by distributed in-memory computing on binary RRAM crossbar. In: 2016 21st Asia and south pacific design automation conference (ASP-DAC). Piscataway: IEEE; 2016. p. 280\u2013285."},{"issue":"6","key":"18_CR36","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3362035","volume":"18","author":"S Jain","year":"2019","unstructured":"Jain S, Raghunathan A. CxDNN: hardware-software compensation methods for deep neural networks on resistive crossbar systems. ACM Trans Embed Comput Syst. 2019;18(6):1\u201323.","journal-title":"ACM Trans Embed Comput Syst"},{"issue":"5","key":"18_CR37","doi-asserted-by":"publisher","first-page":"335","DOI":"10.1109\/TETCI.2018.2829919","volume":"2","author":"I Chakraborty","year":"2018","unstructured":"Chakraborty I, Roy D, Roy K. Technology aware training in memristive neuromorphic systems for nonideal synaptic crossbars. IEEE Trans Emerg Topics Comput Intell. 2018;2(5):335\u2013344.","journal-title":"IEEE Trans Emerg Topics Comput Intell"},{"key":"18_CR38","doi-asserted-by":"crossref","unstructured":"Han J, Orshansky M. Approximate computing: an emerging paradigm for energy-efficient design. In: 2013 18th IEEE European test symposium (ETS) Piscataway: IEEE; 2013. p. 1\u20136.","DOI":"10.1109\/ETS.2013.6569370"},{"issue":"4","key":"18_CR39","doi-asserted-by":"publisher","first-page":"512","DOI":"10.1109\/TEC.1962.5219391","volume":"EC-11","author":"JN Mitchell","year":"1962","unstructured":"Mitchell JN. Computer multiplication and division using binary logarithms. IRE Trans Electron Comput. 1962;EC-11(4):512\u2013517.","journal-title":"IRE Trans Electron Comput"},{"key":"18_CR40","doi-asserted-by":"crossref","unstructured":"Low JYL, Jong CC. Non-iterative high speed division computation based on Mitchell logarithmic method. In: 2013 IEEE international symposium on circuits and systems (ISCAS) Piscataway: IEEE; 2013. p. 2219\u20132222.","DOI":"10.1109\/ISCAS.2013.6572317"},{"key":"18_CR41","doi-asserted-by":"publisher","first-page":"928","DOI":"10.23919\/DATE.2019.8714868","volume-title":"2019 design, automation & test in europe conference & exhibition (DATE)","author":"M Ansari","year":"2019","unstructured":"Ansari MS, Cockburn BF, Han J. A hardware-efficient logarithmic multiplier with improved accuracy. In: 2019 design, automation & test in europe conference & exhibition (DATE). Piscataway: IEEE; 2019. p. 928\u2013931."},{"key":"18_CR42","doi-asserted-by":"publisher","first-page":"79","DOI":"10.1109\/ISLPED.2015.7273494","volume-title":"2015 IEEE\/ACM international symposium on low power electronics and design (ISLPED)","author":"G Zervakis","year":"2015","unstructured":"Zervakis G, Xydis S, Tsoumanis K et al. Hybrid approximate multiplier architectures for improved power-accuracy trade-offs. In: 2015 IEEE\/ACM international symposium on low power electronics and design (ISLPED). Piscataway: IEEE; 2015. p. 79\u201384."},{"issue":"1","key":"18_CR43","doi-asserted-by":"publisher","first-page":"124","DOI":"10.1109\/TCAD.2012.2217962","volume":"32","author":"V Gupta","year":"2012","unstructured":"Gupta V, Mohapatra D, Raghunathan A et al. Low-power digital signal processing using approximate adders. IEEE Trans Comput-Aided Des Integr Circuits Syst. 2012;32(1):124\u2013137.","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"18_CR44","doi-asserted-by":"publisher","first-page":"346","DOI":"10.1109\/VLSID.2011.51","volume-title":"2011 24th international conference on VLSI design","author":"P Kulkarni","year":"2011","unstructured":"Kulkarni P, Gupta P, Ercegovac M. Trading accuracy for power with an underdesigned multiplier architecture. In: 2011 24th international conference on VLSI design. Piscataway: IEEE; 2011. p. 346\u2013351."},{"key":"18_CR45","doi-asserted-by":"crossref","unstructured":"Lin CH, Lin C. High accuracy approximate multiplier with error correction. In: 2013 IEEE 31st international conference on computer design (ICCD) Piscataway: IEEE; 2013. p. 33\u201338.","DOI":"10.1109\/ICCD.2013.6657022"},{"issue":"4","key":"18_CR46","doi-asserted-by":"publisher","first-page":"517","DOI":"10.1109\/TVLSI.2009.2012863","volume":"18","author":"Y Liu","year":"2009","unstructured":"Liu Y, Zhang T, Parhi KK. Computation error analysis in digital signal processing systems with overscaled supply voltage. IEEE Trans Very Large Scale Integr Syst. 2009;18(4):517\u2013526.","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"18_CR47","first-page":"2093","volume-title":"2008 42nd Asilomar conference on signals, systems and computers","author":"Y Liu","year":"2008","unstructured":"Liu Y, Zhang T, Parhi KK. Analysis of voltage overscaled computer arithmetics in low power signal processing systems. In: 2008 42nd Asilomar conference on signals, systems and computers. Piscataway: IEEE; 2008. p. 2093\u20132097."},{"issue":"10","key":"18_CR48","doi-asserted-by":"publisher","first-page":"1718","DOI":"10.1109\/JPROC.2010.2057230","volume":"98","author":"S Ghosh","year":"2010","unstructured":"Ghosh S, Roy K. Parameter variation tolerance and error resiliency: new design paradigm for the nanoscale era. Proc IEEE 2010;98(10):1718\u20131751.","journal-title":"Proc IEEE"},{"issue":"9","key":"18_CR49","doi-asserted-by":"publisher","first-page":"2004","DOI":"10.1109\/TVLSI.2013.2276759","volume":"22","author":"VK Chippa","year":"2014","unstructured":"Chippa VK, Mohapatra D, Roy K et al. Scalable effort hardware design. IEEE Trans Very Large Scale Integr Syst 2014;22(9):2004\u20132016.","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"issue":"5","key":"18_CR50","doi-asserted-by":"publisher","first-page":"1268","DOI":"10.1109\/TC.2014.2317180","volume":"64","author":"C Liu","year":"2014","unstructured":"Liu C, Han J, Lombardi F. An analytical framework for evaluating the error characteristics of approximate adders. IEEE Trans Comput. 2014;64(5):1268\u20131281.","journal-title":"IEEE Trans Comput"},{"issue":"9","key":"18_CR51","doi-asserted-by":"publisher","first-page":"1760","DOI":"10.1109\/TC.2012.146","volume":"62","author":"J Liang","year":"2012","unstructured":"Liang J, Han J, Lombardi F. New metrics for the reliability of approximate and probabilistic adders. IEEE Trans Comput. 2012;62(9):1760\u20131771.","journal-title":"IEEE Trans Comput"},{"key":"18_CR52","first-page":"504","volume-title":"DAC design automation conference 2012","author":"J Huang","year":"2012","unstructured":"Huang J, Lach J, Robins G. A methodology for energy-quality tradeoff using imprecise hardware. In: DAC design automation conference 2012. Piscataway: IEEE; 2012. p. 504\u2013509."},{"key":"18_CR53","doi-asserted-by":"crossref","unstructured":"Miao J, He K, Gerstlauer A et al. Modeling and synthesis of quality-energy optimal approximate adders. In: Proceedings of the international conference on computer-aided design. 2012. p. 728\u2013735.","DOI":"10.1145\/2429384.2429542"},{"key":"18_CR54","doi-asserted-by":"publisher","first-page":"667","DOI":"10.1109\/ICCAD.2011.6105401","volume-title":"2011 IEEE\/ACM international conference on computer-aided design (ICCAD)","author":"R Venkatesan","year":"2011","unstructured":"Venkatesan R, Agarwal A, Roy K et al. MACACO: modeling and analysis of circuits for approximate computing. In: 2011 IEEE\/ACM international conference on computer-aided design (ICCAD). Piscataway: IEEE; 2011. p. 667\u2013673."},{"issue":"3","key":"18_CR55","doi-asserted-by":"publisher","first-page":"515","DOI":"10.1109\/TC.2016.2605382","volume":"66","author":"S Mazahir","year":"2016","unstructured":"Mazahir S, Hasan O, Hafiz R et al. Probabilistic error modeling for approximate adders. IEEE Trans Comput. 2016;66(3):515\u2013530.","journal-title":"IEEE Trans Comput"},{"key":"18_CR56","doi-asserted-by":"crossref","unstructured":"Ayub MK, Hasan O, Shafique M. Statistical error analysis for low power approximate adders. In: Proceedings of the 54th annual design automation conference 2017. 2017. p. 1\u20136.","DOI":"10.1145\/3061639.3062319"},{"issue":"1","key":"18_CR57","doi-asserted-by":"publisher","first-page":"177","DOI":"10.1109\/TCAD.2018.2803622","volume":"38","author":"A Qureshi","year":"2018","unstructured":"Qureshi A, Hasan O. Formal probabilistic analysis of low latency approximate adders. IEEE Trans Comput-Aided Des Integr Circuits Syst 2018;38(1):177\u2013189.","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"18_CR58","doi-asserted-by":"publisher","first-page":"1609","DOI":"10.1109\/TETC.2019.2929100","volume":"9","author":"W Liu","year":"2019","unstructured":"Liu W, Zhang T, McLarnon E et al. Design and analysis of majority logic based approximate adders and multipliers. IEEE Trans Emerg Topics Comput. 2019;9:1609\u20131624.","journal-title":"IEEE Trans Emerg Topics Comput."},{"issue":"9","key":"18_CR59","doi-asserted-by":"publisher","first-page":"1760","DOI":"10.1109\/TC.2012.146","volume":"62","author":"J Liang","year":"2013","unstructured":"Liang J, Han J, Lombardi F. New metrics for the reliability of approximate and probabilistic adders. IEEE Trans Comput. 2013;62(9):1760\u20131771. https:\/\/doi.org\/10.1109\/TC.2012.146","journal-title":"IEEE Trans Comput"},{"issue":"9","key":"18_CR60","doi-asserted-by":"publisher","first-page":"1760","DOI":"10.1109\/TC.2012.146","volume":"62","author":"J Liang","year":"2012","unstructured":"Liang J, Han J, Lombardi F. New metrics for the reliability of approximate and probabilistic adders. IEEE Trans Comput. 2012;62(9):1760\u20131771.","journal-title":"IEEE Trans Comput"},{"key":"18_CR61","doi-asserted-by":"crossref","unstructured":"Kahng AB, Kang S. Accuracy-configurable adder for approximate arithmetic designs. In: Proceedings of the 49th annual design automation conference. 2012. p. 820\u2013825.","DOI":"10.1145\/2228360.2228509"},{"key":"18_CR62","doi-asserted-by":"publisher","first-page":"323","DOI":"10.1109\/SOCDC.2010.5682905","volume-title":"2010 international SoC design conference","author":"N Zhu","year":"2010","unstructured":"Zhu N, Goh WL, Wang G et al. Enhanced low-power high-speed adder for error-tolerant application. In: 2010 international SoC design conference. Piscataway: IEEE; 2010. p. 323\u2013327."},{"key":"18_CR63","doi-asserted-by":"publisher","first-page":"183","DOI":"10.1109\/DFT.2015.7315159","volume-title":"2015 IEEE international symposium on defect and fault tolerance in VLSI and nanotechnology systems (DFTS)","author":"Z Yang","year":"2015","unstructured":"Yang Z, Han J, Lombardi F. Approximate compressors for error-resilient multiplier design. In: 2015 IEEE international symposium on defect and fault tolerance in VLSI and nanotechnology systems (DFTS). Piscataway: IEEE; 2015. p. 183\u2013186."},{"key":"18_CR64","first-page":"1257","volume-title":"2012 design, automation & test in Europe conference & exhibition (DATE)","author":"K Du","year":"2012","unstructured":"Du K, Varman P, Mohanram K. High performance reliable variable latency carry select addition. In: 2012 design, automation & test in Europe conference & exhibition (DATE). Piscataway: IEEE; 2012. p. 1257\u20131262."},{"key":"18_CR65","doi-asserted-by":"publisher","first-page":"130","DOI":"10.1109\/ICCAD.2013.6691108","volume-title":"2013 IEEE\/ACM international conference on computer-aided design (ICCAD)","author":"Y Kim","year":"2013","unstructured":"Kim Y, Zhang Y, Li P. An energy efficient approximate adder with carry skip for error resilient neuromorphic VLSI systems. In: 2013 IEEE\/ACM international conference on computer-aided design (ICCAD). Piscataway: IEEE; 2013. p. 130\u2013137."},{"issue":"3","key":"18_CR66","doi-asserted-by":"publisher","first-page":"67","DOI":"10.1109\/MC.2004.1274006","volume":"37","author":"S Lu","year":"2004","unstructured":"Lu SL. Speeding up processing with approximation circuits. Computer 2004;37(3):67\u201373.","journal-title":"Computer"},{"key":"18_CR67","first-page":"1257","volume-title":"2012 design, automation & test in Europe conference & exhibition (DATE)","author":"K Du","year":"2012","unstructured":"Du K, Varman P, Mohanram K. High performance reliable variable latency carry select addition. In: 2012 design, automation & test in Europe conference & exhibition (DATE). Piscataway: IEEE; 2012. p. 1257\u20131262."},{"key":"18_CR68","first-page":"1","volume-title":"2016 53nd ACM\/EDAC\/IEEE design automation conference (DAC)","author":"V Camus","year":"2016","unstructured":"Camus V, Schlachter J, Enz C. A low-power carry cut-back approximate adder with fixed-point implementation and floating-point precision. In: 2016 53nd ACM\/EDAC\/IEEE design automation conference (DAC). Piscataway: IEEE; 2016. p. 1\u20136."},{"issue":"4","key":"18_CR69","doi-asserted-by":"publisher","first-page":"850","DOI":"10.1109\/TCSI.2009.2027626","volume":"57","author":"H Mahdiani","year":"2009","unstructured":"Mahdiani HR, Ahmadi A, Fakhraie SM et al. Bio-inspired imprecise computational blocks for efficient VLSI implementation of soft-computing applications. IEEE Trans Circuits Syst I Regul Pap. 2009;57(4):850\u2013862.","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"key":"18_CR70","doi-asserted-by":"publisher","first-page":"257","DOI":"10.1108\/CW-12-2018-0104","volume":"46","author":"V John","year":"2020","unstructured":"John V, Sam S, Radha S et al. Design of a power-efficient Kogge\u2013Stone adder by exploring new OR gate in 45nm CMOS process. Circuit World 2020;46:257\u2013269.","journal-title":"Circuit World"},{"issue":"1","key":"18_CR71","doi-asserted-by":"publisher","first-page":"124","DOI":"10.1109\/TCAD.2012.2217962","volume":"32","author":"V Gupta","year":"2012","unstructured":"Gupta V, Mohapatra D, Raghunathan A et al. Low-power digital signal processing using approximate adders. IEEE Trans Comput-Aided Des Integr Circuits Syst. 2012;32(1):124\u2013137.","journal-title":"IEEE Trans Comput-Aided Des Integr Circuits Syst"},{"key":"18_CR72","doi-asserted-by":"publisher","first-page":"690","DOI":"10.1109\/NANO.2013.6720793","volume-title":"2013 13th IEEE international conference on nanotechnology (IEEE-NANO 2013)","author":"Z Yang","year":"2013","unstructured":"Yang Z, Jain A, Liang J et al. Approximate XOR\/XNOR-based adders for inexact computing. In: 2013 13th IEEE international conference on nanotechnology (IEEE-NANO 2013). Piscataway: IEEE; 2013. p. 690\u2013693."},{"key":"18_CR73","first-page":"660","volume-title":"2016 design, automation & test in Europe conference & exhibition (DATE)","author":"H Almurib","year":"2016","unstructured":"Almurib HA, Kumar TN, Lombardi F. Inexact designs for approximate low power addition by cell replacement. In: 2016 design, automation & test in Europe conference & exhibition (DATE). Piscataway: IEEE; 2016. p. 660\u2013665."},{"issue":"11","key":"18_CR74","doi-asserted-by":"publisher","first-page":"2530","DOI":"10.1109\/TVLSI.2018.2859939","volume":"26","author":"M Pashaeifar","year":"2018","unstructured":"Pashaeifar M, Kamal M, Afzali-Kusha A et al. Approximate reverse carry propagate adder for energy-efficient DSP applications. IEEE Trans Very Large Scale Integr Syst. 2018;26(11):2530\u20132541.","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"18_CR75","first-page":"203","volume-title":"2016 IEEE\/ACM international symposium on nanoscale architectures (NANOARCH)","author":"H Cai","year":"2016","unstructured":"Cai H, Wang Y, Naviner LA et al. Approximate computing in MOS\/spintronic non-volatile full-adder. In: 2016 IEEE\/ACM international symposium on nanoscale architectures (NANOARCH). Piscataway: IEEE; 2016. p. 203\u2013208."},{"issue":"4","key":"18_CR76","first-page":"795","volume":"17","author":"S Angizi","year":"2018","unstructured":"Angizi S, Jiang H, DeMara RF et al. Majority-based spin-CMOS primitives for approximate computing. IEEE Trans Nanotechnol. 2018;17(4):795\u2013806.","journal-title":"IEEE Trans Nanotechnol"},{"issue":"8","key":"18_CR77","doi-asserted-by":"publisher","first-page":"1435","DOI":"10.1109\/TC.2017.2672976","volume":"66","author":"W Liu","year":"2017","unstructured":"Liu W, Qian L, Wang C et al. Design of approximate radix-4 booth multipliers for error-tolerant computing. IEEE Trans Comput. 2017;66(8):1435\u20131441.","journal-title":"IEEE Trans Comput"},{"key":"18_CR78","doi-asserted-by":"publisher","first-page":"104816","DOI":"10.1016\/j.mejo.2020.104816","volume":"101","author":"B Boro","year":"2020","unstructured":"Boro B, Reddy KM, Kumar YN et al. Approximate radix-8 Booth multiplier for low power and high speed applications. Microelectron J. 2020;101:104816.","journal-title":"Microelectron J."},{"issue":"12","key":"18_CR79","first-page":"3367","volume":"67","author":"H Waris","year":"2020","unstructured":"Waris H, Wang C, Liu W. Hybrid low radix encoding-based approximate booth multipliers. IEEE Trans Circuits Syst II Express Briefs 2020;67(12):3367\u20133371.","journal-title":"IEEE Trans Circuits Syst II Express Briefs"},{"key":"18_CR80","first-page":"1","volume-title":"2019 IEEE 13th international conference on ASIC (ASICON)","author":"Y Zhao","year":"2019","unstructured":"Zhao Y, Li T, Dong F et al. A new approximate multiplier design for digital signal processing. In: 2019 IEEE 13th international conference on ASIC (ASICON). Piscataway: IEEE; 2019. p. 1\u20134."},{"key":"18_CR81","doi-asserted-by":"publisher","first-page":"612","DOI":"10.1109\/TSUSC.2020.3004980","volume":"6","author":"P Yin","year":"2020","unstructured":"Yin P, Wang C, Waris H et al. Design and analysis of energy-efficient dynamic range approximate logarithmic multipliers for machine learning. IEEE Trans Sustain Comput. 2020;6:612\u2013625.","journal-title":"IEEE Trans Sustain Comput."},{"issue":"9","key":"18_CR82","doi-asserted-by":"publisher","first-page":"2856","DOI":"10.1109\/TCSI.2018.2792902","volume":"65","author":"W Liu","year":"2018","unstructured":"Liu W, Xu J, Wang D et al. Design and evaluation of approximate logarithmic multipliers for low power error-tolerant applications. IEEE Trans Circuits Syst I Regul Pap. 2018;65(9):2856\u20132868.","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"key":"18_CR83","doi-asserted-by":"crossref","unstructured":"Liu W, Xu J, Wang D et al. Design of approximate logarithmic multipliers. In: Proceedings of the on great lakes symposium on VLSI 2017. 2017. p. 47\u201352.","DOI":"10.1145\/3060403.3060409"},{"key":"18_CR84","doi-asserted-by":"crossref","unstructured":"Yin P, Wang C, Liu W et al. Design of dynamic range approximate logarithmic multipliers. In: Proceedings of the 2018 on great lakes symposium on VLSI. 2018. p. 423\u2013426.","DOI":"10.1145\/3194554.3194628"},{"issue":"10","key":"18_CR85","doi-asserted-by":"publisher","first-page":"1175","DOI":"10.3390\/electronics10101175","volume":"10","author":"U Lotri","year":"2021","unstructured":"Lotri U, Pilipovi R, Buli P. A hybrid radix-4 and approximate logarithmic multiplier for energy efficient image processing. Electronics 2021;10(10):1175.","journal-title":"Electronics"},{"key":"18_CR86","doi-asserted-by":"publisher","first-page":"169","DOI":"10.1109\/IC3A48958.2020.233291","volume-title":"2020 international conference on contemporary computing and applications (IC3A)","author":"N Alla","year":"2020","unstructured":"Alla N, Ahmed SE. An area and delay efficient logarithmic multiplier. In: 2020 international conference on contemporary computing and applications (IC3A). Piscataway: IEEE; 2020. p. 169\u2013174."},{"issue":"4","key":"18_CR87","doi-asserted-by":"publisher","first-page":"614","DOI":"10.1109\/TC.2020.2992113","volume":"70","author":"M Ansari","year":"2020","unstructured":"Ansari MS, Cockburn BF, Han J. An improved logarithmic multiplier for energy-efficient neural computing. IEEE Trans Comput. 2020;70(4):614\u2013625.","journal-title":"IEEE Trans Comput"},{"key":"18_CR88","doi-asserted-by":"publisher","first-page":"1366","DOI":"10.23919\/DATE48585.2020.9116315","volume-title":"2020 design, automation & test in Europe conference & exhibition (DATE)","author":"H Saadat","year":"2020","unstructured":"Saadat H, Javaid H, Ignjatovic A et al. Realm: reduced-error approximate log-based integer multiplier. In: 2020 design, automation & test in Europe conference & exhibition (DATE). Piscataway: IEEE; 2020. p. 1366\u20131371."},{"key":"18_CR89","doi-asserted-by":"publisher","first-page":"612","DOI":"10.1109\/TSUSC.2020.3004980","volume":"6","author":"P Yin","year":"2020","unstructured":"Yin P, Wang C, Waris H et al. Design and analysis of energy-efficient dynamic range approximate logarithmic multipliers for machine learning. IEEE Trans Sustain Comput. 2020;6:612\u2013625.","journal-title":"IEEE Trans Sustain Comput."},{"key":"18_CR90","first-page":"258","volume-title":"Design, automation & test in Europe conference & exhibition (DATE)","author":"V Mrazek","year":"2017","unstructured":"Mrazek V, Hrbacek R, Vasicek Z et al. Evoapprox8b: library of approximate adders and multipliers for circuit design and benchmarking of approximation methods. In: Design, automation & test in Europe conference & exhibition (DATE). Piscataway: IEEE; 2017. p. 258\u2013261."},{"issue":"11","key":"18_CR91","doi-asserted-by":"publisher","first-page":"2572","DOI":"10.1109\/TVLSI.2018.2856362","volume":"26","author":"V Mrazek","year":"2018","unstructured":"Mrazek V, Vasicek Z, Sekanina L et al. Scalable construction of approximate multipliers with formally guaranteed worst case error. IEEE Trans Very Large Scale Integr Syst. 2018;26(11):2572\u20132576.","journal-title":"IEEE Trans Very Large Scale Integr Syst"},{"key":"18_CR92","first-page":"203","volume-title":"2016 IEEE\/ACM international symposium on nanoscale architectures (NANOARCH)","author":"H Cai","year":"2016","unstructured":"Cai H, Wang Y, Naviner LA et al. Approximate computing in MOS\/spintronic non-volatile full-adder. In: 2016 IEEE\/ACM international symposium on nanoscale architectures (NANOARCH). Piscataway: IEEE; 2016. p. 203\u2013208."},{"key":"18_CR93","doi-asserted-by":"publisher","first-page":"111","DOI":"10.1109\/ISVLSI.2019.00029","volume-title":"2019 IEEE computer society annual symposium on VLSI (ISVLSI)","author":"H Cai","year":"2019","unstructured":"Cai H, Jiang H, Han M et al. Pj-AxMTJ: process-in-memory with joint magnetization switching for approximate computing in magnetic tunnel junction. In: 2019 IEEE computer society annual symposium on VLSI (ISVLSI). Piscataway: IEEE; 2019. p. 111\u2013115."},{"key":"18_CR94","first-page":"1","volume-title":"2015 IEEE 13th international new circuits and systems conference (NEWCAS)","author":"LA de Barros Naviner","year":"2015","unstructured":"de Barros Naviner LA, Cai H, Wang Y et al. Stochastic computation with spin torque transfer magnetic tunnel junction. In: 2015 IEEE 13th international new circuits and systems conference (NEWCAS). Piscataway: IEEE; 2015. p. 1\u20134."},{"key":"18_CR95","doi-asserted-by":"crossref","unstructured":"Xiong K X, Cai H. A novel In-MRAM multiplier using toggle spin torques switching. In: 2020 IEEE 15th international conference on solid-state & integrated circuit technology (ICSICT). Piscataway: IEEE; 2020. p. 1\u20133.","DOI":"10.1109\/ICSICT49897.2020.9278228"},{"issue":"4","key":"18_CR96","doi-asserted-by":"publisher","first-page":"847","DOI":"10.1109\/TCSI.2016.2621344","volume":"64","author":"H Cai","year":"2016","unstructured":"Cai H, Wang Y, Naviner LADB et al. Robust ultra-low power non-volatile logic-in-memory circuits in FD-SOI technology. IEEE Trans Circuits Syst I Regul Pap. 2016;64(4):847\u2013857.","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"issue":"2","key":"18_CR97","first-page":"1","volume":"57","author":"H Cai","year":"2020","unstructured":"Cai H, Chen J, Zhou Y et al. Sparse realization in unreliable spin-transfer-torque RAM for convolutional neural network. IEEE Trans Magn. 2020;57(2):1\u20135.","journal-title":"IEEE Trans Magn"},{"key":"18_CR98","first-page":"1","volume-title":"2019 IEEE\/ACM international symposium on nanoscale architectures (NANOARCH)","author":"L Xie","year":"2019","unstructured":"Xie L, Cai H, Yang J. REAL: logic and arithmetic operations embedded in RRAM for general-purpose computing. In: 2019 IEEE\/ACM international symposium on nanoscale architectures (NANOARCH). Piscataway: IEEE; 2019. p. 1\u20134."},{"issue":"2","key":"18_CR99","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/TMAG.2017.2766220","volume":"54","author":"H Cai","year":"2017","unstructured":"Cai H, Wang Y, de Barros Naviner LA et al. Exploring hybrid STT-MTJ\/CMOS energy solution in near-\/sub-threshold regime for IoT applications. IEEE Trans Magn. 2017;54(2):1\u20139.","journal-title":"IEEE Trans Magn"},{"key":"18_CR100","doi-asserted-by":"publisher","first-page":"20170637","DOI":"10.1587\/elex.14.20170637","volume":"14","author":"B Liu","year":"2017","unstructured":"Liu B, Dong W, Xu T et al. E-ERA: an energy-efficient reconfigurable architecture for RNNs using dynamically adaptive approximate computing. IEICE Electron Express 2017;14;20170637.","journal-title":"IEICE Electron Express"},{"key":"18_CR101","doi-asserted-by":"crossref","unstructured":"Bang S, Wang J, Li Z et al. 14.7 a 288\u03bcw programmable deep-learning processor with 270kb on-chip weight storage using non-uniform memory hierarchy for mobile intelligence. In: 2017 IEEE international solid-state circuits conference (ISSCC). Piscataway: IEEE; 2017. p. 250\u2013251.","DOI":"10.1109\/ISSCC.2017.7870355"}],"container-title":["Approximate Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-98347-5_18","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,2]],"date-time":"2024-10-02T07:26:41Z","timestamp":1727854001000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-98347-5_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2,24]]},"ISBN":["9783030983468","9783030983475"],"references-count":101,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-98347-5_18","relation":{},"subject":[],"published":{"date-parts":[[2012,2,24]]},"assertion":[{"value":"24 February 2012","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}