{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,28]],"date-time":"2025-03-28T00:53:37Z","timestamp":1743123217487,"version":"3.40.3"},"publisher-location":"Cham","reference-count":15,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030983468"},{"type":"electronic","value":"9783030983475"}],"license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-030-98347-5_20","type":"book-chapter","created":{"date-parts":[[2022,8,22]],"date-time":"2022-08-22T14:04:15Z","timestamp":1661177055000},"page":"511-529","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Cross-Level Design of Approximate Computing for Continuous Perception System"],"prefix":"10.1007","author":[{"given":"Zheyu","family":"Liu","sequence":"first","affiliation":[]},{"given":"Qin","family":"Li","sequence":"additional","affiliation":[]},{"given":"Xinghua","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Fei","family":"Qiao","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,8,23]]},"reference":[{"key":"20_CR1","doi-asserted-by":"crossref","unstructured":"Liu W, Lombardi F, Shulte M. A retrospective and prospective view of approximate computing [point of view}. Proc IEEE. 2020;108(3):394\u2013399.","DOI":"10.1109\/JPROC.2020.2975695"},{"key":"20_CR2","volume-title":"2013 18th IEEE European Test Symposium (ETS)","author":"J Han","year":"2013","unstructured":"Han J, Orshansky M. Approximate computing: an emerging paradigm for energy-efficient design. In:  2013 18th IEEE European Test Symposium (ETS). IEEE; 2013."},{"key":"20_CR3","doi-asserted-by":"crossref","unstructured":"Jia K, et al. Calibrating process variation at system level with in-situ low-precision transfer learning for analog neural network processors. In: Proceedings of the 55th Annual Design Automation Conference. 2018.","DOI":"10.1145\/3195970.3196004"},{"issue":"5","key":"20_CR4","doi-asserted-by":"publisher","first-page":"1892","DOI":"10.1109\/TCSI.2021.3059649","volume":"68","author":"Q Li","year":"2021","unstructured":"Li Q, et al. NS-FDN: near-sensor processing architecture of feature-configurable distributed network for beyond-real-time always-on keyword spotting. IEEE Trans Circuits Syst I Regul Pap. 2021;68(5):1892\u2013905.","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"issue":"12","key":"20_CR5","doi-asserted-by":"publisher","first-page":"4733","DOI":"10.1109\/TCSI.2020.2997913","volume":"67","author":"B Liu","year":"2020","unstructured":"Liu B, et al. A 22nm, 10.8 \u03bcW\/15.1 \u03bcW dual computing modes high power-performance-area efficiency domained background noise aware keyword-spotting processor. IEEE Trans Circuits Syst I Regul Pap. 2020;67(12):4733\u201346.","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"issue":"9","key":"20_CR6","doi-asserted-by":"publisher","first-page":"2909","DOI":"10.1109\/TCSI.2020.2984161","volume":"67","author":"Z Liu","year":"2020","unstructured":"Liu Z, et al. NS-CIM: a current-mode computation-in-memory architecture enabling near-sensor processing for intelligent IoT vision nodes. IEEE Trans Circuits Syst I Regul Pap. 2020;67(9):2909\u201322.","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"key":"20_CR7","volume-title":"2019 IEEE International Solid-State Circuits Conference-(ISSCC)","author":"X Si","year":"2019","unstructured":"Si X, et al. 24.5 A twin-8T SRAM computation-in-memory macro for multiple-bit CNN-based machine learning. In:  2019 IEEE International Solid-State Circuits Conference-(ISSCC). IEEE; 2019."},{"issue":"9","key":"20_CR8","doi-asserted-by":"publisher","first-page":"2856","DOI":"10.1109\/TCSI.2018.2792902","volume":"65","author":"W Liu","year":"2018","unstructured":"Liu W, et al. Design and evaluation of approximate logarithmic multipliers for low power error-tolerant applications. IEEE Trans Circuits Syst I Regul Pap. 2018;65(9):2856\u201368.","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"issue":"8","key":"20_CR9","doi-asserted-by":"publisher","first-page":"1435","DOI":"10.1109\/TC.2017.2672976","volume":"66","author":"W Liu","year":"2017","unstructured":"Liu W, et al. Design of approximate radix-4 booth multipliers for error-tolerant computing. IEEE Trans Comput. 2017;66(8):1435\u201341.","journal-title":"IEEE Trans Comput"},{"issue":"3","key":"20_CR10","doi-asserted-by":"publisher","first-page":"1750039","DOI":"10.1142\/S0218126617500396","volume":"26","author":"X Yang","year":"2017","unstructured":"Yang X, et al. Multistage latency adders architecture employing approximate computing. J Circuits Syst Comput. 2017;26(3):1750039.","journal-title":"J Circuits Syst Comput"},{"issue":"23","key":"20_CR11","doi-asserted-by":"publisher","first-page":"20160990","DOI":"10.1587\/elex.13.20160990","volume":"13","author":"X Yang","year":"2016","unstructured":"Yang X, et al. A priority-based selective bit dropping strategy to reduce DRAM and SRAM power in image processing. IEICE Electron Express. 2016;13(23):20160990.","journal-title":"IEICE Electron Express"},{"key":"20_CR12","volume-title":"2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD)","author":"Z Liu","year":"2019","unstructured":"Liu Z, et al. INA: incremental network approximation algorithm for limited precision deep neural networks. In:  2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD). IEEE; 2019."},{"issue":"1","key":"20_CR13","doi-asserted-by":"publisher","first-page":"250","DOI":"10.1109\/TCSI.2020.3030663","volume":"68","author":"T Yuan","year":"2020","unstructured":"Yuan T, et al. High performance CNN accelerators based on hardware and algorithm co-optimization. IEEE Trans Circuits Syst I Regul Pap. 2020;68(1):250\u201363","journal-title":"IEEE Trans Circuits Syst I Regul Pap"},{"key":"20_CR14","volume-title":"2013 IEEE 31st International Conference on Computer Design (ICCD)","author":"W-TJ Chan","year":"2013","unstructured":"Chan W-TJ, et al. Statistical analysis and modeling for error composition in approximate computation circuits. In:  2013 IEEE 31st International Conference on Computer Design (ICCD). IEEE; 2013."},{"issue":"1","key":"20_CR15","doi-asserted-by":"publisher","first-page":"327","DOI":"10.1109\/TCSI.2018.2856757","volume":"66","author":"M Pashaeifar","year":"2018","unstructured":"Pashaeifar M, et al. A theoretical framework for quality estimation and optimization of DSP applications using low-power approximate adders. IEEE Trans Circuits Syst I Regul Pap. 2018;66(1):327\u201340.","journal-title":"IEEE Trans Circuits Syst I Regul Pap"}],"container-title":["Approximate Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-98347-5_20","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,8,22]],"date-time":"2022-08-22T14:16:56Z","timestamp":1661177816000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-98347-5_20"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"ISBN":["9783030983468","9783030983475"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-98347-5_20","relation":{},"subject":[],"published":{"date-parts":[[2022]]},"assertion":[{"value":"23 August 2022","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}