{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T02:44:09Z","timestamp":1742957049269,"version":"3.40.3"},"publisher-location":"Cham","reference-count":23,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783030983468"},{"type":"electronic","value":"9783030983475"}],"license":[{"start":{"date-parts":[[2012,2,24]],"date-time":"2012-02-24T00:00:00Z","timestamp":1330041600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2012,2,24]],"date-time":"2012-02-24T00:00:00Z","timestamp":1330041600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-030-98347-5_7","type":"book-chapter","created":{"date-parts":[[2022,8,22]],"date-time":"2022-08-22T14:04:15Z","timestamp":1661177055000},"page":"149-174","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Approximate Logic Synthesis for FPGA by Decomposition"],"prefix":"10.1007","author":[{"given":"Zhiyuan","family":"Xiang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Niyiqiu","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yue","family":"Yao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fan","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cheng","family":"Zhuo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weikang","family":"Qian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2012,2,24]]},"reference":[{"issue":"7589","key":"7_CR1","doi-asserted-by":"publisher","first-page":"144","DOI":"10.1038\/530144a","volume":"530","author":"MM Waldrop","year":"2016","unstructured":"Waldrop MM. The chips are down for Moore\u2019s law. Nature. 2016;530(7589):144\u20137.","journal-title":"Nature"},{"key":"7_CR2","doi-asserted-by":"crossref","unstructured":"Mittal S. A survey of techniques for approximate computing. ACM Comput Surv. 2016;48(4):62:1\u201362:33.","DOI":"10.1145\/2893356"},{"key":"7_CR3","doi-asserted-by":"crossref","unstructured":"Shin D, Gupta SK. A new circuit simplification method for error tolerant applications. In: Design, automation & test in Europe conference & exhibition. 2011. pp. 1\u20136.","DOI":"10.1109\/DATE.2011.5763248"},{"key":"7_CR4","doi-asserted-by":"crossref","unstructured":"Venkataramani S, Sabne A, Kozhikkottu V, Roy K, Raghunathan A. SALSA: systematic logic synthesis of approximate circuits. In: Design automation conference. 2012. pp. 796\u2013801.","DOI":"10.1145\/2228360.2228504"},{"key":"7_CR5","doi-asserted-by":"crossref","unstructured":"Venkataramani S, Roy K, Raghunathan A. Substitute-and-simplify: A unified design paradigm for approximate and quality configurable circuits. In: Design, automation & test in Europe conference & exhibition. 2013. pp. 1367\u20131372.","DOI":"10.7873\/DATE.2013.280"},{"key":"7_CR6","doi-asserted-by":"crossref","unstructured":"Miao J, Gerstlauer A, Orshansky M. Multi-level approximate logic synthesis under general error constraints. In: International conference on computer-aided design. 2014. pp. 504\u2013510.","DOI":"10.1109\/ICCAD.2014.7001398"},{"issue":"3","key":"7_CR7","doi-asserted-by":"publisher","first-page":"432","DOI":"10.1109\/TEVC.2014.2336175","volume":"19","author":"Z Vasicek","year":"2015","unstructured":"Vasicek Z, Sekanina L. Evolutionary approach to approximate digital circuits design. IEEE Trans Evol Comput. 2015;19(3):432\u201344.","journal-title":"IEEE Trans Evol Comput"},{"key":"7_CR8","doi-asserted-by":"crossref","unstructured":"Chandrasekharan A, Soeken M, D. Gro\u00dfe, Drechsler R. Approximation-aware rewriting of AIGs for error tolerant applications. In: International conference on computer-aided design. 2016. pp. 83:1\u201383:8.","DOI":"10.1145\/2966986.2967003"},{"key":"7_CR9","doi-asserted-by":"crossref","unstructured":"Scarabottolo I, Ansaloni G, Pozzi L. Circuit carving: A methodology for the design of approximate hardware. In: Design, automation & test in Europe conference & exhibition. 2018. pp. 545\u2013550.","DOI":"10.23919\/DATE.2018.8342067"},{"key":"7_CR10","doi-asserted-by":"crossref","unstructured":"Hashemi S, et al. BLASYS: Approximate logic synthesis using Boolean matrix factorization. In: Design automation conference. 2018. pp. 55:1\u201355:6.","DOI":"10.1145\/3195970.3196001"},{"issue":"7","key":"7_CR11","doi-asserted-by":"publisher","first-page":"1470","DOI":"10.1109\/TCAD.2019.2915328","volume":"39","author":"Y Wu","year":"2020","unstructured":"Wu Y, Qian W. ALFANS: Multilevel approximate logic synthesis framework by approximate node simplification. IEEE Trans Comput Aided Des Integr Circ Syst. 2020;39(7):1470\u201383.","journal-title":"IEEE Trans Comput Aided Des Integr Circ Syst"},{"key":"7_CR12","doi-asserted-by":"crossref","unstructured":"Meng C, Qian W, Mishchenko A. ALSRAC: Approximate logic synthesis by resubstitution with approximate care set. In: Design automation conference. 2020. pp. 187:1\u2013187:6.","DOI":"10.1109\/DAC18072.2020.9218627"},{"key":"7_CR13","doi-asserted-by":"crossref","unstructured":"Wu Y, Shen C, Jia Y, Qian W. Approximate logic synthesis for FPGA by wire removal and local function change. In: Asia and South Pacific design automation conference. 2017. pp. 163\u20139.","DOI":"10.1109\/ASPDAC.2017.7858314"},{"key":"7_CR14","doi-asserted-by":"crossref","unstructured":"Liu G, Zhang Z. Statistically certified approximate logic synthesis. In: International conference on computer-aided design. 2017. pp. 344\u2013351.","DOI":"10.1109\/ICCAD.2017.8203798"},{"key":"7_CR15","doi-asserted-by":"crossref","unstructured":"Yao Y, Huang S, Wang C, Wu Y, Qian W. Approximate disjoint bi-decomposition and its application to approximate logic synthesis. In: International conference on computer design. 2017. pp. 517\u201324.","DOI":"10.1109\/ICCD.2017.90"},{"key":"7_CR16","doi-asserted-by":"crossref","unstructured":"Meng C, Xiang Z, Liu N, Hu Y, Song J, Wang R, Huang R, Qian W. DALTA: A decomposition-based approximate lookup table architecture. In: International conference on computer-aided design. 2021. pp. 1\u20139.","DOI":"10.1109\/ICCAD51958.2021.9643562"},{"key":"7_CR17","unstructured":"Ashenhurst RL. The decompositions of switching functions. In: International symposium on the theory of switching functions. 1959. pp. 74\u2013116."},{"key":"7_CR18","volume-title":"A new approach to the design of switching circuits","author":"HA Curtis","year":"1962","unstructured":"Curtis HA. A new approach to the design of switching circuits. Van Nostrand; 1962."},{"issue":"3","key":"7_CR19","doi-asserted-by":"publisher","first-page":"239","DOI":"10.1109\/T-C.1970.222903","volume":"100","author":"VS Shen","year":"1970","unstructured":"Shen VS, McKellar AC. An algorithm for the disjunctive decomposition of switching functions. IEEE Trans Comput. 1970;100(3):239\u201348.","journal-title":"IEEE Trans Comput"},{"issue":"1","key":"7_CR20","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1109\/43.273754","volume":"13","author":"J Cong","year":"1994","unstructured":"Cong J, Ding Y. Flowmap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs. IEEE Trans Comput Aided Des Integr Circ Syst. 1994;13(1):1\u201312.","journal-title":"IEEE Trans Comput Aided Des Integr Circ Syst"},{"issue":"2","key":"7_CR21","doi-asserted-by":"publisher","first-page":"145","DOI":"10.1145\/233539.233540","volume":"1","author":"J Cong","year":"1996","unstructured":"Cong J, Ding Y. Combinational logic synthesis for LUT based field programmable gate arrays. ACM Trans Des Autom Electron Syst. 1996;1(2):145\u2013204.","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"7_CR22","unstructured":"Russell S, Norvig P. Artificial intelligence: a modern approach. Prentice Hall; 2009."},{"key":"7_CR23","unstructured":"Mishchenko A, et al. ABC: A system for sequential synthesis and verification. 2007. [Online]. Available: http:\/\/www.eecs.berkeley.edu\/~alanmi\/abc\/."}],"container-title":["Approximate Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-030-98347-5_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,2]],"date-time":"2024-10-02T07:26:05Z","timestamp":1727853965000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-030-98347-5_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2,24]]},"ISBN":["9783030983468","9783030983475"],"references-count":23,"URL":"https:\/\/doi.org\/10.1007\/978-3-030-98347-5_7","relation":{},"subject":[],"published":{"date-parts":[[2012,2,24]]},"assertion":[{"value":"24 February 2012","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}