{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,7]],"date-time":"2025-07-07T07:47:57Z","timestamp":1751874477558,"version":"3.40.3"},"publisher-location":"Cham","reference-count":31,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783031045790"},{"type":"electronic","value":"9783031045806"}],"license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-031-04580-6_27","type":"book-chapter","created":{"date-parts":[[2022,4,26]],"date-time":"2022-04-26T17:04:49Z","timestamp":1650992689000},"page":"401-417","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":5,"title":["Mitigating the\u00a0Effects of\u00a0RRAM Process Variation on\u00a0the\u00a0Accuracy of\u00a0Artificial Neural Networks"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2754-7287","authenticated-orcid":false,"given":"Markus","family":"Fritscher","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7298-8252","authenticated-orcid":false,"given":"Johannes","family":"Kn\u00f6dtel","sequence":"additional","affiliation":[]},{"given":"Maen","family":"Mallah","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6890-3378","authenticated-orcid":false,"given":"Stefan","family":"Pechmann","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5133-7816","authenticated-orcid":false,"given":"Emilio Perez-Bosch","family":"Quesada","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8117-4357","authenticated-orcid":false,"given":"Tommaso","family":"Rizzi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3698-2635","authenticated-orcid":false,"given":"Christian","family":"Wenger","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9687-6247","authenticated-orcid":false,"given":"Marc","family":"Reichenbach","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,4,27]]},"reference":[{"key":"27_CR1","unstructured":"Baldi, P., Sadowski, P.: Understanding dropout. Adv. Neural Inf. Process. Syst. 26 (2013)"},{"key":"27_CR2","doi-asserted-by":"crossref","unstructured":"Berthelier, A., et al.: Deep model compression and architecture optimization for embedded systems: a survey. J. Signal Process, Syst., October 2020","DOI":"10.1007\/s11265-020-01596-1"},{"key":"27_CR3","doi-asserted-by":"crossref","unstructured":"Bianco, S., et al.: Benchmark analysis of representative deep neural network architectures. IEEE Access 6 (2018)","DOI":"10.1109\/ACCESS.2018.2877890"},{"key":"27_CR4","unstructured":"BMBF: Pilotinnovationswettbewerb \u201cEnergieeffizientes KI-System\u201d (2021)"},{"key":"27_CR5","doi-asserted-by":"crossref","unstructured":"Charan, G., et al.: Accurate inference with inaccurate RRAM devices: A joint algorithm-design solution. IEEE J. on Exploratory Solid-State Computational Devices and Circuits (2020)","DOI":"10.1109\/JXCDC.2020.2987605"},{"key":"27_CR6","doi-asserted-by":"crossref","unstructured":"Chen, L., et al.: Accelerator-friendly neural-network training: learning variations and defects in RRAM crossbar. In: Design, Autom. Test in Europe Conf. Exhibition (DATE), pp. 19\u201324 (2017)","DOI":"10.23919\/DATE.2017.7926952"},{"key":"27_CR7","unstructured":"Fritscher, M., et al.: Simulating large neural networks embedding MLC RRAM as weight storage considering device variations. In: Latin America Symposium on Circuits and Systems (LASCAS), pp. 129\u2013132"},{"issue":"3","key":"27_CR8","doi-asserted-by":"publisher","first-page":"362","DOI":"10.1002\/rob.21918","volume":"37","author":"S Grigorescu","year":"2020","unstructured":"Grigorescu, S., et al.: A survey of deep learning techniques for autonomous driving. J. Field Robot. 37(3), 362\u2013386 (2020)","journal-title":"J. Field Robot."},{"issue":"8","key":"27_CR9","doi-asserted-by":"publisher","first-page":"2502","DOI":"10.1109\/TED.2015.2442412","volume":"62","author":"A Grossi","year":"2015","unstructured":"Grossi, A., et al.: Impact of intercell and intracell variability on forming and switching parameters in RRAM arrays. IEEE Trans. Electron Dev. 62(8), 2502\u20132509 (2015)","journal-title":"IEEE Trans. Electron Dev."},{"key":"27_CR10","unstructured":"Medler, D.A., Dawson, M.: Using redundancy to improve the performance of artificial neural networks (1999)"},{"issue":"8","key":"27_CR11","doi-asserted-by":"publisher","DOI":"10.1063\/1.5108650","volume":"7","author":"V Milo","year":"2019","unstructured":"Milo, V., et al.: Multilevel HfO2-based RRAM devices for low-power neuromorphic networks. APL Mater. 7(8), 081120 (2019)","journal-title":"APL Mater."},{"key":"27_CR12","doi-asserted-by":"crossref","unstructured":"Naseer, R., Draper, J.: DEC ECC design to improve memory reliability in sub-100nm technologies. In: 2008 15th IEEE International Conference on Electronics, Circuits and Systems, pp. 586\u2013589 (2008)","DOI":"10.1109\/ICECS.2008.4674921"},{"key":"27_CR13","doi-asserted-by":"crossref","unstructured":"P\u00e9rez, E., et al.: Optimization of multi-level operation in RRAM arrays for in-memory computing. Electronics p. accepted for publication (2021)","DOI":"10.3390\/electronics10091084"},{"key":"27_CR14","doi-asserted-by":"crossref","unstructured":"Radu, V., et al.: Performance aware convolutional neural network channel pruning for embedded GPUs. In: 2019 IEEE International Symposium on Workload Charact. (IISWC), pp. 24\u201334 (2019)","DOI":"10.1109\/IISWC47752.2019.9042000"},{"key":"27_CR15","doi-asserted-by":"publisher","first-page":"508","DOI":"10.1109\/TNANO.2020.3004666","volume":"19","author":"J Reuben","year":"2020","unstructured":"Reuben, J., Biglari, M., Fey, D.: Incorporating variability of resistive RAM in circuit simulations using the Stanford-PKU model. IEEE Trans. Nanotechnol. 19, 508\u2013518 (2020)","journal-title":"IEEE Trans. Nanotechnol."},{"key":"27_CR16","doi-asserted-by":"crossref","unstructured":"Salami, B., Unsal, O.S., Kestelman, A.C.: On the resilience of RTL NN accelerators: fault characterization and mitigation. In: 30th International Symposium on Computer Architecture and High Perform. Computing (SBAC-PAD), pp. 322\u2013329 (2018)","DOI":"10.1109\/CAHPC.2018.8645906"},{"key":"27_CR17","unstructured":"Shazeer, N., et al.: Outrageously large neural networks: The sparsely-gated mixture-of-experts layer abs\/1701.06538 (2017)"},{"key":"27_CR18","doi-asserted-by":"crossref","unstructured":"Song, Z., et al.: ITT-RNA: Imperfection tolerable training for RRAM-crossbar-based deep neural-network accelerator. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 40(1), 129\u2013142 (2021)","DOI":"10.1109\/TCAD.2020.2989373"},{"issue":"1","key":"27_CR19","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1038\/s41598-017-17785-1","volume":"7","author":"S Stathopoulos","year":"2017","unstructured":"Stathopoulos, S., et al.: Multibit Memory Operation of Metal-Oxide Bi-Layer Memristors. Sci. Rep. 7(1), 1\u20137 (2017)","journal-title":"Sci. Rep."},{"key":"27_CR20","doi-asserted-by":"crossref","unstructured":"Sun, X., et al.: Fully parallel RRAM synaptic array for implementing binary neural network with (+1, $$-$$1) weights and (+1, 0) neurons. In: 2018 23rd Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 574\u2013579 (2018)","DOI":"10.1109\/ASPDAC.2018.8297384"},{"key":"27_CR21","doi-asserted-by":"crossref","unstructured":"Tan, Y., Nanya, T.: Fault-tolerant back-propagation model and its generalization ability. In: Proceedings of 1993 International Conference on Neural Networks (IJCNN-93-Nagoya, Japan), vol. 3, pp. 2516\u20132519 (1993)","DOI":"10.1109\/IJCNN.1993.714236"},{"key":"27_CR22","doi-asserted-by":"crossref","unstructured":"Tang, T., et al.: Binary convolutional neural network on RRAM. In: 22nd Asia and South Pac. Design Automation Conference (ASP-DAC), pp. 782\u2013787 (2017)","DOI":"10.1109\/ASPDAC.2017.7858419"},{"key":"27_CR23","doi-asserted-by":"crossref","unstructured":"Tsai, H., et al.: Recent progress in analog memory-based accelerators for deep learning. J. Phys. D Appl. Phys. 51(28), 283001 (2018)","DOI":"10.1088\/1361-6463\/aac8a5"},{"issue":"4","key":"27_CR24","doi-asserted-by":"publisher","first-page":"55","DOI":"10.1109\/MSSC.2017.2745818","volume":"9","author":"M Verhelst","year":"2017","unstructured":"Verhelst, M., Moons, B.: Embedded deep neural network processing: algorithmic and processor techniques bring deep learning to IoT and edge devices. IEEE Solid-State Circuits Mag. 9(4), 55\u201365 (2017)","journal-title":"IEEE Solid-State Circuits Mag."},{"key":"27_CR25","doi-asserted-by":"crossref","unstructured":"Xia, L., et al.: Switched by input: Power efficient structure for RRAM-based convolutional neural network. In: 2016 53nd ACM\/EDAC\/IEEE Design Automation Conference (DAC), pp. 1\u20136. IEEE Press (2016)","DOI":"10.1145\/2897937.2898101"},{"key":"27_CR26","doi-asserted-by":"crossref","unstructured":"Xiong, W., et al.: Toward human parity in conversational speech recognition. IEEE\/ACM Trans. Audio Speech Lang. Process. 25(12), 2410\u20132423 (2017)","DOI":"10.1109\/TASLP.2017.2756440"},{"key":"27_CR27","doi-asserted-by":"crossref","unstructured":"Yang, Y., et al.: Channel expansion convolutional network for image classification. IEEE Access 8 (2020)","DOI":"10.1109\/ACCESS.2020.3027879"},{"issue":"6","key":"27_CR28","first-page":"1733","volume":"55","author":"S Yin","year":"2020","unstructured":"Yin, S., et al.: XNOR-SRAM: in-memory computing SRAM macro for binary\/ternary deep neural networks. IEEE J. Solid-State Circuits 55(6), 1733\u20131743 (2020)","journal-title":"IEEE J. Solid-State Circuits"},{"issue":"2","key":"27_CR29","doi-asserted-by":"publisher","first-page":"964","DOI":"10.1109\/TIP.2017.2765830","volume":"27","author":"X Yin","year":"2018","unstructured":"Yin, X., Liu, X.: Multi-task convolutional neural network for pose-invariant face recognition. IEEE Trans. Image Process. 27(2), 964\u2013975 (2018)","journal-title":"IEEE Trans. Image Process."},{"key":"27_CR30","doi-asserted-by":"crossref","unstructured":"Zahid, U., et al.: FAT: training neural networks for reliable inference under hardware faults. In: 2020 IEEE International Test Conference (ITC), pp. 1\u201310 (2020)","DOI":"10.1109\/ITC44778.2020.9325249"},{"issue":"2","key":"27_CR31","doi-asserted-by":"publisher","first-page":"469","DOI":"10.1109\/TED.2019.2956967","volume":"67","author":"Y Zhang","year":"2020","unstructured":"Zhang, Y., et al.: An improved RRAM-based binarized neural network with high variation-tolerated forward\/backward propagation module. IEEE Trans. Electron Dev. 67(2), 469\u2013473 (2020)","journal-title":"IEEE Trans. Electron Dev."}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-04580-6_27","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,23]],"date-time":"2024-09-23T00:22:26Z","timestamp":1727050946000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-04580-6_27"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"ISBN":["9783031045790","9783031045806"],"references-count":31,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-04580-6_27","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2022]]},"assertion":[{"value":"27 April 2022","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"SAMOS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Embedded Computer Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Samos","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Greece","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2021","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"4 July 2021","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"8 July 2021","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"21","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"samos2021","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/samos-conference.com\/wp\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"SoftConf","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"45","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"17","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"38% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}