{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:45:45Z","timestamp":1772725545763,"version":"3.50.1"},"publisher-location":"Cham","reference-count":21,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783031045790","type":"print"},{"value":"9783031045806","type":"electronic"}],"license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-031-04580-6_5","type":"book-chapter","created":{"date-parts":[[2022,4,26]],"date-time":"2022-04-26T17:04:49Z","timestamp":1650992689000},"page":"65-77","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["A Case for\u00a0Partial Co-allocation Constraints in\u00a0Compressed Caches"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7919-9347","authenticated-orcid":false,"given":"Daniel","family":"Rodrigues Carvalho","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3058-6503","authenticated-orcid":false,"given":"Andr\u00e9","family":"Seznec","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2022,4,27]]},"reference":[{"key":"5_CR1","doi-asserted-by":"publisher","unstructured":"Alameldeen, A.R., Agarwal, R.: Opportunistic compression for direct-mapped dram caches. In: Proceedings of the International Symposium on Memory Systems, MEMSYS 2018, pp. 129\u2013136. Association for Computing Machinery, Alexandria (2018). https:\/\/doi.org\/10.1145\/3240302.3240429","DOI":"10.1145\/3240302.3240429"},{"key":"5_CR2","doi-asserted-by":"crossref","unstructured":"Alameldeen, A.R., Wood, D.A.: Adaptive cache compression for high-performance processors. SIGARCH Comput. Archit. News 32(2), 212 (2004)","DOI":"10.1145\/1028176.1006719"},{"key":"5_CR3","unstructured":"Alameldeen, A.R., Wood, D.A.: Frequent pattern compression: a significance-based compression scheme for l2 caches. Dept. Comp. Scie., Univ. Wisconsin-Madison, Technical Report 1500 (2004)"},{"key":"5_CR4","doi-asserted-by":"publisher","unstructured":"Arelakis, A., Stenstrom, P.: Sc2: a statistical compression cache scheme. In: Proceeding of the 41st Annual International Symposium on Computer Architecuture, ISCA 2014, pp. 145\u2013156. IEEE Press, Minneapolis (2014). https:\/\/doi.org\/10.1109\/ISCA.2014.6853231","DOI":"10.1109\/ISCA.2014.6853231"},{"issue":"2","key":"5_CR5","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert, N., et al.: The gem5 simulator. SIGARCH Comput. Archit. News 39(2), 1\u20137 (2011)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"5_CR6","doi-asserted-by":"publisher","unstructured":"Chen, X., Yang, L., Dick, R.P., Shang, L., Lekatsas, H.: C-pack: a high-performance microprocessor cache compression algorithm. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 18(8), 1196\u20131208 (2010). https:\/\/doi.org\/10.1109\/TVLSI.2009.2020989","DOI":"10.1109\/TVLSI.2009.2020989"},{"key":"5_CR7","unstructured":"Corporation, S.P.E.: Spec cpu (2017). https:\/\/www.spec.org\/cpu2017\/, Accessed 10 Oct 2019"},{"key":"5_CR8","doi-asserted-by":"publisher","unstructured":"Dusser, J., Piquet, T., Seznec, A.: Zero-content augmented caches. In: Proceedings of the 23rd International Conference on Supercomputing, ICS 2009, pp. 46\u201355. Association for Computing Machinery, Yorktown Heights (2009). https:\/\/doi.org\/10.1145\/1542275.1542288","DOI":"10.1145\/1542275.1542288"},{"key":"5_CR9","doi-asserted-by":"publisher","unstructured":"Hong, S., Abali, B., Buyuktosunoglu, A., Healy, M.B., Nair, P.J.: Touch\u00e9: towards ideal and efficient cache compression by mitigating tag area overheads. In: Proceedings of the 52nd Annual IEEE\/ACM International Symposium on Microarchitecture,MICRO \u201952, pp. 453\u2013465. Association for Computing Machinery, Columbus (2019). https:\/\/doi.org\/10.1145\/3352460.3358281","DOI":"10.1145\/3352460.3358281"},{"key":"5_CR10","doi-asserted-by":"publisher","unstructured":"Jaleel, A., Theobald, K.B., Steely, S.C., Emer, J.: High performance cache replacement using re-reference interval prediction (rrip). In: Proceedings of the 37th Annual International Symposium on Computer Architecture, ISCA 2010, pp. 60\u201371. Association for Computing Machinery, Saint-Malo (2010). https:\/\/doi.org\/10.1145\/1815961.1815971","DOI":"10.1145\/1815961.1815971"},{"issue":"3","key":"5_CR11","doi-asserted-by":"publisher","first-page":"329","DOI":"10.1145\/3007787.3001172","volume":"44","author":"J Kim","year":"2016","unstructured":"Kim, J., Sullivan, M., Choukse, E., Erez, M.: Bit-plane compression: transforming data for better compression in many-core architectures. SIGARCH Comput. Archit. News 44(3), 329\u2013340 (2016)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"5_CR12","doi-asserted-by":"publisher","unstructured":"Kjelso, M., Gooch, M., Jones, S.: Design and performance of a main memory hardware data compressor. In: EUROMICRO 96. Beyond 2000: Hardware and Software Design Strategies., Proceedings of the 22nd EUROMICRO Conference, pp. 423\u2013430. IEEE, IEEE Computer Society, Prague (1996). https:\/\/doi.org\/10.1109\/EURMIC.1996.546466","DOI":"10.1109\/EURMIC.1996.546466"},{"key":"5_CR13","doi-asserted-by":"publisher","unstructured":"Lee, J.S., Hong, W.K., Kim, S.D.: Design and evaluation of a selective compressed memory system. In: IEEE International Conference on Computer Design, 1999, (ICCD 1999), pp. 184\u2013191. IEEE Computer Society, Austin (1999). https:\/\/doi.org\/10.1109\/ICCD.1999.808424","DOI":"10.1109\/ICCD.1999.808424"},{"key":"5_CR14","doi-asserted-by":"publisher","unstructured":"Panda, B., Seznec, A.: Dictionary sharing: an efficient cache compression scheme for compressed caches. In: The 49th Annual IEEE\/ACM International Symposium on Microarchitecture. MICRO-49. IEEE Press, Taipei (2016). https:\/\/doi.org\/10.1109\/MICRO.2016.7783704","DOI":"10.1109\/MICRO.2016.7783704"},{"key":"5_CR15","doi-asserted-by":"publisher","unstructured":"Pekhimenko, G., Seshadri, V., Mutlu, O., Gibbons, P.B., Kozuch, M.A., Mowry, T.C.: Base-delta-immediate compression: practical data compression for on-chip caches. In: Proceedings of the 21st International Conference on Parallel Architectures and Compilation Techniques, PACT 2012, pp. 377\u2013388. Association for Computing Machinery, Minneapolis (2012). https:\/\/doi.org\/10.1145\/2370816.2370870","DOI":"10.1145\/2370816.2370870"},{"key":"5_CR16","unstructured":"Salomon, D.: Data Compression: The Complete Reference, 3rd Edn. Springer (2004). http:\/\/www.davidsalomon.name\/DC3advertis\/DComp3Ad.html"},{"issue":"5","key":"5_CR17","first-page":"1","volume":"10","author":"S Sardashti","year":"2015","unstructured":"Sardashti, S., Arelakis, A., Stenstr\u00f6m, P., Wood, D.A.: A primer on compression in the memory hierarchy. Synth. Lect. Comput. Arch. 10(5), 1\u201386 (2015)","journal-title":"Synth. Lect. Comput. Arch."},{"key":"5_CR18","doi-asserted-by":"publisher","unstructured":"Sardashti, S., Seznec, A., Wood, D.A.: Skewed compressed caches. In: Proceedings of the 47th Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO-47, pp. 331\u2013342. IEEE Computer Society, Cambridge (2014). https:\/\/doi.org\/10.1109\/MICRO.2014.41","DOI":"10.1109\/MICRO.2014.41"},{"key":"5_CR19","doi-asserted-by":"publisher","unstructured":"Sardashti, S., Seznec, A., Wood, D.A.: Yet another compressed cache: a low-cost yet effective compressed cache. ACM Trans. Archit. Code Optim. 13(3) (2016). https:\/\/doi.org\/10.1145\/2976740","DOI":"10.1145\/2976740"},{"key":"5_CR20","doi-asserted-by":"publisher","unstructured":"Sherwood, T., Perelman, E., Hamerly, G., Calder, B.: Automatically characterizing large scale program behavior. In: Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS X, pp. 45\u201357. Association for Computing Machinery, San Jose (2002). https:\/\/doi.org\/10.1145\/605397.605403","DOI":"10.1145\/605397.605403"},{"key":"5_CR21","doi-asserted-by":"publisher","unstructured":"Tsai, P.A., Sanchez, D.: Compress objects, not cache lines: an object-based compressed memory hierarchy. In: Proceedings of the Twenty-Fourth International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS 2019, pp. 229\u2013242. ACM, Providence (2019). https:\/\/doi.org\/10.1145\/3297858.3304006","DOI":"10.1145\/3297858.3304006"}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-04580-6_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,4,26]],"date-time":"2022-04-26T17:06:49Z","timestamp":1650992809000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-04580-6_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"ISBN":["9783031045790","9783031045806"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-04580-6_5","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022]]},"assertion":[{"value":"27 April 2022","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"SAMOS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Embedded Computer Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Samos","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Greece","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2021","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"4 July 2021","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"8 July 2021","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"21","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"samos2021","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/samos-conference.com\/wp\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"SoftConf","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"45","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"17","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"38% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}