{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T02:37:35Z","timestamp":1743043055448,"version":"3.40.3"},"publisher-location":"Cham","reference-count":26,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783031045790"},{"type":"electronic","value":"9783031045806"}],"license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-031-04580-6_7","type":"book-chapter","created":{"date-parts":[[2022,4,26]],"date-time":"2022-04-26T17:04:49Z","timestamp":1650992689000},"page":"95-107","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["An Analytical Model for\u00a0Loop Tiling Transformation"],"prefix":"10.1007","author":[{"given":"Vasilios","family":"Kelefouras","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Karim","family":"Djemame","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Georgios","family":"Keramidas","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nikolaos","family":"Voros","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2022,4,27]]},"reference":[{"key":"7_CR1","doi-asserted-by":"crossref","unstructured":"Baskaran, M.M., Hartono, A., Tavarageri, S., Henretty, T., Ramanujam, J., Sadayappan, P.: Parameterized tiling revisited. CGO 2010 (2010)","DOI":"10.1145\/1772954.1772983"},{"key":"7_CR2","doi-asserted-by":"crossref","unstructured":"Bondhugula, U., Bandishti, V., Pananilath, I.: Diamond tiling: tiling techniques to maximize parallelism for stencil computations. In: IEEE TPDS, pp. 1285\u20131298 (2017)","DOI":"10.1109\/TPDS.2016.2615094"},{"key":"7_CR3","doi-asserted-by":"crossref","unstructured":"Bondhugula, U., Hartono, A., Ramanujam, J., Sadayappan, P.: A practical automatic polyhedral parallelizer and locality optimizer. In: SIGPLAN, vol. 43, no. 6 (2008)","DOI":"10.1145\/1379022.1375595"},{"issue":"5","key":"7_CR4","doi-asserted-by":"publisher","first-page":"286","DOI":"10.1145\/381694.378859","volume":"36","author":"S Chatterjee","year":"2001","unstructured":"Chatterjee, S., Parker, E., Hanlon, P.J., Lebeck, A.R.: Exact analysis of the cache behavior of nested loops. SIGPLAN Not. 36(5), 286\u2013297 (2001)","journal-title":"SIGPLAN Not."},{"key":"7_CR5","unstructured":"Cohen, A., Zhao, J.: Flextended tiles: a flexible extension of overlapped tiles for polyhedral compilation. ACM TACO (2020)"},{"key":"7_CR6","doi-asserted-by":"crossref","unstructured":"Hammami, E., Slama, Y.: An overview on loop tiling techniques for code generation. In: 2017 IEEE\/ACS AICCSA, pp. 280\u2013287 (2017)","DOI":"10.1109\/AICCSA.2017.168"},{"key":"7_CR7","doi-asserted-by":"crossref","unstructured":"Hartono, A., et al.: Parametric multi-level tiling of imperfectly nested loops. In: ICS 2009, NY, USA, p. 147\u2013157. New York (2009)","DOI":"10.1145\/1542275.1542301"},{"issue":"3","key":"7_CR8","doi-asserted-by":"publisher","first-page":"279","DOI":"10.1023\/B:SUPE.0000011388.54204.8e","volume":"27","author":"CH Hsu","year":"2004","unstructured":"Hsu, C.H., Kremer, U.: A quantitative analysis of tile size selection algorithms. J. Supercomput. 27(3), 279\u2013294 (2004)","journal-title":"J. Supercomput."},{"issue":"10","key":"7_CR9","doi-asserted-by":"publisher","first-page":"6710","DOI":"10.1007\/s11227-019-02880-z","volume":"75","author":"V Kelefouras","year":"2019","unstructured":"Kelefouras, V., Djemame, K.: A methodology correlating code optimizations with data memory accesses, execution time and energy consumption. J. Supercomput. 75(10), 6710\u20136745 (2019). https:\/\/doi.org\/10.1007\/s11227-019-02880-z","journal-title":"J. Supercomput."},{"key":"7_CR10","doi-asserted-by":"publisher","first-page":"6217","DOI":"10.1109\/TSP.2011.2168525","volume":"59","author":"VI Kelefouras","year":"2011","unstructured":"Kelefouras, V.I., Athanasiou, G.S., Alachiotis, N., Michail, H.E., Kritikakou, A.S., Goutis, C.E.: A methodology for speeding up fast Fourier transform focusing on memory architecture utilization. IEEE Trans. Sig. Process. 59, 6217\u20136226 (2011)","journal-title":"IEEE Trans. Sig. Process."},{"issue":"3","key":"7_CR11","first-page":"72:1","volume":"17","author":"V Kelefouras","year":"2018","unstructured":"Kelefouras, V., Georgios, K., Nikolaos, V.: Combining software cache partitioning and loop tiling for effective shared cache management. ACM Trans. Embed. Comput. Syst. 17(3), 72:1-72:25 (2018)","journal-title":"ACM Trans. Embed. Comput. Syst."},{"issue":"3","key":"7_CR12","doi-asserted-by":"publisher","first-page":"804","DOI":"10.1007\/s11227-015-1613-7","volume":"72","author":"V Kelefouras","year":"2016","unstructured":"Kelefouras, V., Kritikakou, A., Mporas, I., Kolonias, V.: A high-performance matrix\u2013matrix multiplication methodology for CPU and GPU architectures. J. Supercomput. 72(3), 804\u2013844 (2016)","journal-title":"J. Supercomput."},{"issue":"7","key":"7_CR13","doi-asserted-by":"publisher","first-page":"2644","DOI":"10.1007\/s11227-015-1409-9","volume":"71","author":"V Kelefouras","year":"2015","unstructured":"Kelefouras, V., Kritikakou, A., Papadima, E., Goutis, C.: A methodology for speeding up matrix vector multiplication for single\/multi-core architectures. J. Supercomput. 71(7), 2644\u20132667 (2015). https:\/\/doi.org\/10.1007\/s11227-015-1409-9","journal-title":"J. Supercomput."},{"issue":"3","key":"7_CR14","doi-asserted-by":"publisher","first-page":"1418","DOI":"10.1007\/s11227-014-1098-9","volume":"68","author":"V Kelefouras","year":"2014","unstructured":"Kelefouras, V., Kritikakou, A., Goutis, C.: A matrix\u2013matrix multiplication methodology for single\/multi-core architectures using SIMD. J. Supercomput. 68(3), 1418\u20131440 (2014). https:\/\/doi.org\/10.1007\/s11227-014-1098-9","journal-title":"J. Supercomput."},{"key":"7_CR15","doi-asserted-by":"crossref","unstructured":"Li, R., et al.: Analytical cache modeling and tilesize optimization for tensor contractions. In: SC 2019 (2019)","DOI":"10.1145\/3295500.3356218"},{"issue":"4","key":"7_CR16","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2541228.2555292","volume":"10","author":"S Mehta","year":"2013","unstructured":"Mehta, S., Beeraka, G., Yew, P.C.: Tile size selection revisited. ACM Trans. Archit. Code Optim. 10(4), 1\u201327 (2013)","journal-title":"ACM Trans. Archit. Code Optim."},{"key":"7_CR17","doi-asserted-by":"crossref","unstructured":"Nethercote, N., Walsh, R., Fitzhardinge, J.: Building workload characterization tools with valgrind. In: IISWC, p. 2. IEEE Computer Society (2006)","DOI":"10.1109\/IISWC.2006.302723"},{"key":"7_CR18","unstructured":"POUCHET, L.: Polybench\/c. http:\/\/web.cse.ohio-state.edu\/~pouchet.2\/software\/polybench\/. Accessed 10 Oct 2020"},{"issue":"1","key":"7_CR19","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2160910.2160912","volume":"34","author":"L Renganarayanan","year":"2012","unstructured":"Renganarayanan, L., Kim, D., Strout, M.M., Rajopadhye, S.: Parameterized loop tiling. ACM Trans. Program. Lang. Syst. 34(1), 1\u201341 (2012)","journal-title":"ACM Trans. Program. Lang. Syst."},{"key":"7_CR20","doi-asserted-by":"crossref","unstructured":"Sarkar, V., Megiddo, N.: An analytical model for loop tiling and its solution. In: IEEE ISPASS, pp. 146\u2013153 (2000)","DOI":"10.1109\/ISPASS.2000.842294"},{"key":"7_CR21","doi-asserted-by":"crossref","unstructured":"Sato, Y., Yuki, T., Endo, T.: An autotuning framework for scalable execution of tiled code via iterative polyhedral compilation. In: ACM TACO (2019)","DOI":"10.1145\/3293449"},{"key":"7_CR22","doi-asserted-by":"crossref","unstructured":"Shirako, J., et al.: Analytical bounds for optimal tile size selection. In: CC 2012 (2012)","DOI":"10.1007\/978-3-642-28652-0_6"},{"issue":"4","key":"7_CR23","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3368858","volume":"16","author":"L Stoltzfus","year":"2019","unstructured":"Stoltzfus, L., Hagedorn, B., Steuwer, M., Gorlatch, S., Dubach, C.: Tiling optimizations for stencil computations using rewrite rules in lift. ACM Trans. Archit. Code Optim. 16(4), 1\u201325 (2019)","journal-title":"ACM Trans. Archit. Code Optim."},{"key":"7_CR24","doi-asserted-by":"crossref","unstructured":"Tavarageri, S., Pouchet, L.N., Ramanujam, J., Rountev, A., Sadayappan, P.: Dynamic selection of tile sizes. In: HIPC 2011 (2011)","DOI":"10.1109\/HiPC.2011.6152742"},{"issue":"1\u20132","key":"7_CR25","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1016\/S0167-8191(00)00087-9","volume":"27","author":"RC Whaley","year":"2001","unstructured":"Whaley, R.C., Petitet, A., Dongarra, J.J.: Automated empirical optimization of software and the ATLAS project. Parallel Comput. 27(1\u20132), 3\u201335 (2001)","journal-title":"Parallel Comput."},{"key":"7_CR26","doi-asserted-by":"crossref","unstructured":"Zhou, X., Giacalone, J.P., Garzar\u00e1n, M.J., Kuhn, R.H., Ni, Y., Padua, D.: Hierarchical overlapped tiling. In: CGO 2012 (2012)","DOI":"10.1145\/2259016.2259044"}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-04580-6_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,9,23]],"date-time":"2024-09-23T00:20:56Z","timestamp":1727050856000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-04580-6_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"ISBN":["9783031045790","9783031045806"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-04580-6_7","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2022]]},"assertion":[{"value":"27 April 2022","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"SAMOS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Embedded Computer Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Samos","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Greece","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2021","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"4 July 2021","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"8 July 2021","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"21","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"samos2021","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/samos-conference.com\/wp\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Single-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"SoftConf","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"45","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"17","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"38% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}