{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T07:49:11Z","timestamp":1767340151837,"version":"3.40.3"},"publisher-location":"Cham","reference-count":48,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783031073113"},{"type":"electronic","value":"9783031073120"}],"license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-031-07312-0_3","type":"book-chapter","created":{"date-parts":[[2022,5,28]],"date-time":"2022-05-28T23:03:31Z","timestamp":1653779011000},"page":"44-64","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["LLM: Realizing Low-Latency Memory by\u00a0Exploiting Embedded Silicon Photonics for\u00a0Irregular Workloads"],"prefix":"10.1007","author":[{"given":"Marjan","family":"Fariborz","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mahyar","family":"Samani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pouya","family":"Fotouhi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roberto","family":"Proietti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Il-Min","family":"Yi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Venkatesh","family":"Akella","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jason","family":"Lowe-Power","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Samuel","family":"Palermo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S. J. Ben","family":"Yoo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2022,5,29]]},"reference":[{"key":"3_CR1","unstructured":"Ayar Labs Realizes Co-Packaged Silicon Photonics - WikiChip Fuse. https:\/\/fuse.wikichip.org\/news\/3233\/ayar-labs-realizes-co-packaged-silicon-photonics\/"},{"key":"3_CR2","unstructured":"JEDEC. https:\/\/www.jedec.org\/sites\/default\/files\/docs\/JESD212.pdf"},{"key":"3_CR3","unstructured":"Thermistor Specification Fiber Specification an exemplary Eye Diagram of one F-P mode Externally modulated at 2.5 GHz filtered-out single channel. www.innolume.com"},{"key":"3_CR4","unstructured":"Zen - Microarchitectures - AMD - WikiChip. https:\/\/en.wikichip.org\/wiki\/amd\/microarchitectures\/zen"},{"key":"3_CR5","doi-asserted-by":"crossref","unstructured":"Batten, C., et al.: Building many-core processor-to-dram networks with monolithic CMOS silicon photonics. In: International Symposium on Microarchitecture (MICRO), pp. 8\u201321 (2009)","DOI":"10.1109\/MM.2009.60"},{"key":"3_CR6","doi-asserted-by":"crossref","unstructured":"Beamer, S., et al.: Re-architecting dram memory systems with monolithically integrated silicon photonics. In: Proceedings International Symposium on Computer Architecture (ISCA), pp. 129\u2013140. IEEE (2010)","DOI":"10.1145\/1816038.1815978"},{"key":"3_CR7","unstructured":"Beamer, S., et al.: The gap benchmark suite. arXiv preprint arXiv:1508.03619 (2015)"},{"key":"3_CR8","doi-asserted-by":"crossref","unstructured":"Carter, J., et al.: Impulse: building a smarter memory controller. In: Proceedings Fifth International Symposium on High-Performance Computer Architecture, pp. 70\u201379. IEEE (1999)","DOI":"10.1109\/HPCA.1999.744334"},{"key":"3_CR9","doi-asserted-by":"crossref","unstructured":"Chatterjee, N., et al.: Managing dram latency divergence in irregular GPGPU applications. In: Proceedings of the International Conference on High Performance Computing, Networking, Storage and Analysis (SC), pp. 128\u2013139 (2014)","DOI":"10.1109\/SC.2014.16"},{"key":"3_CR10","doi-asserted-by":"crossref","unstructured":"Chatterjee, N., et al.: Architecting an energy-efficient dram system for GPUS. In: IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 73\u201384. IEEE (2017)","DOI":"10.1109\/HPCA.2017.58"},{"key":"3_CR11","doi-asserted-by":"crossref","unstructured":"Cheung, S., et al.: Ultra-compact silicon photonic 512$$\\times $$ 512 25 GHZ arrayed waveguide grating router. IEEE J. Selected Top. Quant. Electron. 20, 310\u2013316 (2013)","DOI":"10.1109\/JSTQE.2013.2295879"},{"key":"3_CR12","doi-asserted-by":"crossref","unstructured":"Cianchetti, M.J., et al.: Phastlane: a rapid transit optical routing network. In: Proceedings of the International Symposium on Computer Architecture (ISCA), pp. 441\u2013450 (2009)","DOI":"10.1145\/1555815.1555809"},{"key":"3_CR13","doi-asserted-by":"crossref","unstructured":"Cooper-Balis, E., et al.: Fine-grained activation for power reduction in dram. In: International Symposium on Microarchitecture (MICRO), pp. 34\u201347 (2010)","DOI":"10.1109\/MM.2010.43"},{"key":"3_CR14","doi-asserted-by":"crossref","unstructured":"Eklov, D., et al.: Bandwidth bandit: quantitative characterization of memory contention. In: Proceedings of the 2013 IEEE\/ACM CGO, pp. 1\u201310 (2013)","DOI":"10.1109\/CGO.2013.6494987"},{"key":"3_CR15","doi-asserted-by":"crossref","unstructured":"Fotouhi, P., et al.: Enabling scalable chiplet-based uniform memory architectures with silicon photonics. In: Proceedings of the International Symposium on Memory Systems (MEMSYS), pp. 222\u2013334 (2019)","DOI":"10.1145\/3357526.3357564"},{"key":"3_CR16","doi-asserted-by":"crossref","unstructured":"Grani, P., et al.: Design and evaluation of AWGR-based photonic NOC architectures for 2.5 d integrated high performance computing systems. In: IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 289\u2013300. IEEE (2017)","DOI":"10.1109\/HPCA.2017.17"},{"key":"3_CR17","doi-asserted-by":"crossref","unstructured":"Gupta, U., et al.: The architectural implications of facebook\u2019s DNN-based personalized recommendation. In: IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 488\u2013501. IEEE (2020)","DOI":"10.1109\/HPCA47549.2020.00047"},{"key":"3_CR18","doi-asserted-by":"crossref","unstructured":"Ha, H., et al.: Improving energy efficiency of dram by exploiting half page row access. In: International Symposium on Microarchitecture (MICRO), pp. 1\u201312. IEEE (2016)","DOI":"10.1109\/MICRO.2016.7783730"},{"key":"3_CR19","doi-asserted-by":"crossref","unstructured":"Hassan, H., et al.: Chargecache: reducing dram latency by exploiting row access locality. In: IEEE International Symposium on High Performance Computer Architecture (HPCA). IEEE (2016)","DOI":"10.1109\/HPCA.2016.7446096"},{"key":"3_CR20","unstructured":"JESD235A, J.: High Bandwidth Memory (HBM) Dram. JEDEC Solid State Technology Association (2015)"},{"key":"3_CR21","doi-asserted-by":"crossref","unstructured":"Kaseridis, D., et al.: Minimalist open-page: a dram page-mode scheduling policy for the many-core era. In: International Symposium on Microarchitecture (MICRO), pp. 24\u201335. IEEE (2011)","DOI":"10.1145\/2155620.2155624"},{"key":"3_CR22","doi-asserted-by":"crossref","unstructured":"Kim, Y., et al.: A case for exploiting subarray-level parallelism (SALP) in dram. In: Proceedings of the International Symposium on Computer Architecture (ISCA), pp. 368\u2013379. IEEE (2012)","DOI":"10.1145\/2366231.2337202"},{"key":"3_CR23","doi-asserted-by":"crossref","unstructured":"Kirman, N., et al.: Leveraging optical technology in future bus-based chip multiprocessors. In: International Symposium on Microarchitecture (MICRO), pp. 492\u2013503. IEEE (2006)","DOI":"10.1109\/MICRO.2006.28"},{"key":"3_CR24","doi-asserted-by":"crossref","unstructured":"Li, H., et al.: A 25 Gb\/s, 4.4 v-swing, ac-coupled ring modulator-based WDM transmitter with wavelength stabilization in 65 nm CMOS. IEEE J. Solid-State Circuits 50, 3145\u20133159 (2015)","DOI":"10.1109\/JSSC.2015.2470524"},{"key":"3_CR25","doi-asserted-by":"crossref","unstructured":"Li, L., et al.: 3d sip with organic interposer for ASIC and memory integration. In: IEEE 66th Electronic Components and Technology Conference (ECTC), pp. 1445\u20131450. IEEE (2016)","DOI":"10.1109\/ECTC.2016.246"},{"key":"3_CR26","unstructured":"Lowe-Power, et al.: The gem5 simulator: Version 20.0+. arXiv preprint arXiv:2007.03152 (2020)"},{"key":"3_CR27","doi-asserted-by":"crossref","unstructured":"Luszczek, P.R., et al.: The HPC challenge (HPCC) benchmark suite. In: Proceedings of the 2006 ACM\/IEEE Conference on Supercomputing, p. 213-es (2006)","DOI":"10.1145\/1188455.1188677"},{"key":"3_CR28","doi-asserted-by":"crossref","unstructured":"Matsuo, S.A.O.: Microring-resonator-based widely tunable lasers. IEEE J. Select. Top. Quant. Electron. 15, 545\u2013554 (2009)","DOI":"10.1109\/JSTQE.2009.2014248"},{"key":"3_CR29","doi-asserted-by":"crossref","unstructured":"Nitta, C.J., et al.: On-chip photonic interconnects: a computer architect\u2019s perspective. Synthesis Lectures on Computer Architecture, pp. 1\u2013111 (2013)","DOI":"10.2200\/S00537ED1V01Y201309CAC027"},{"key":"3_CR30","doi-asserted-by":"crossref","unstructured":"O\u2019Connor, M., et al.: Fine-grained dram: energy-efficient dram for extreme bandwidth systems. In: International Symposium on Microarchitecture (MICRO), pp. 41\u201354. IEEE (2017)","DOI":"10.1145\/3123939.3124545"},{"key":"3_CR31","doi-asserted-by":"crossref","unstructured":"Papistas, I., et al.: Bandwidth-to-area comparison of through silicon VIAS and inductive links for 3-d ICS. In: European Conference on Circuit Theory and Design (ECCTD), pp. 1\u20134. IEEE (2015)","DOI":"10.1109\/ECCTD.2015.7300059"},{"key":"3_CR32","doi-asserted-by":"crossref","unstructured":"Parekh, M.S., et al.: Electrical, optical and fluidic through-silicon VIAS for silicon interposer applications. In: IEEE Electronic Components and Technology Conference (ECTC), pp. 1992\u20131998. IEEE (2011)","DOI":"10.1109\/ECTC.2011.5898790"},{"key":"3_CR33","doi-asserted-by":"crossref","unstructured":"Proietti, R., et al.: Experimental demonstration of a 64-port wavelength routing thin-clos system for data center switching architectures. J. Opt. Commun. Network. 10, 49\u2013B57 (2018)","DOI":"10.1364\/JOCN.10.000B49"},{"key":"3_CR34","doi-asserted-by":"crossref","unstructured":"Rumley, S., et al.: Silicon photonics for exascale systems. J. Lightwave Technol. 33, 547\u2013562 (2015)","DOI":"10.1109\/JLT.2014.2363947"},{"key":"3_CR35","doi-asserted-by":"crossref","unstructured":"Shacham, A., et al.: Photonic networks-on-chip for future generations of chip multiprocessors. IEEE Trans. Comput. 57, 1246\u20131260 (2008)","DOI":"10.1109\/TC.2008.78"},{"key":"3_CR36","doi-asserted-by":"crossref","unstructured":"Shang, K., et al.: Low-loss compact silicon nitride arrayed waveguide gratings for photonic integrated circuits. IEEE Photon. J. 9, 1\u20135 (2017)","DOI":"10.1109\/JPHOT.2017.2751003"},{"key":"3_CR37","doi-asserted-by":"crossref","unstructured":"Shen, Y., et al.: Silicon photonics for extreme scale systems. J. Lightwave Technol. 37, 245\u2013259 (2019)","DOI":"10.1109\/JLT.2019.2897365"},{"key":"3_CR38","doi-asserted-by":"crossref","unstructured":"Takada, K., et al.: Low-crosstalk 10-GHZ-spaced 512-channel arrayed-waveguide grating multi\/demultiplexer fabricated on a 4-in wafer. IEEE Photon. Technol. Lett. 13, 1182\u20131184 (2001)","DOI":"10.1109\/68.959357"},{"key":"3_CR39","doi-asserted-by":"crossref","unstructured":"Udipi, A.N., et al.: Rethinking dram design and organization for energy-constrained multi-cores. In: Proceedings of the International Symposium on Computer Architecture (ISCA), pp. 175\u2013186 (2010)","DOI":"10.1145\/1816038.1815983"},{"key":"3_CR40","doi-asserted-by":"crossref","unstructured":"de Valicourt, et al.: Dual hybrid silicon-photonic laser with fast wavelength tuning. In: Optical Fiber Communications Conference and Exhibition (OFC), pp. 1\u20133 (2016)","DOI":"10.1364\/OFC.2016.M2C.1"},{"key":"3_CR41","doi-asserted-by":"crossref","unstructured":"Wade, M., et al.: Teraphy: a chiplet technology for low-power, high-bandwidth in-package optical I\/O. In: International Symposium on Microarchitecture (MICRO), pp. 63\u201371 (2020)","DOI":"10.1109\/HOTCHIPS.2019.8875658"},{"key":"3_CR42","doi-asserted-by":"crossref","unstructured":"Wang, Y., et al.: Figaro: Improving system performance via fine-grained in-dram data relocation and caching. In: International Symposium on Microarchitecture (MICRO), pp. 313\u2013328. IEEE (2020)","DOI":"10.1109\/MICRO50266.2020.00036"},{"key":"3_CR43","doi-asserted-by":"crossref","unstructured":"Werner, S., et al.: Amon: an advanced mesh-like optical NOC. In: IEEE 23rd Annual Symposium on High-Performance Interconnects, pp. 52\u201359 (2015)","DOI":"10.1109\/HOTI.2015.18"},{"key":"3_CR44","doi-asserted-by":"crossref","unstructured":"Werner, S., et al.: AWGR-based optical processor-to-memory communication for low-latency, low-energy vault accesses. In: Proceedings of the International Symposium on Memory Systems (MEMSYS), pp. 269\u2013278 (2018)","DOI":"10.1145\/3240302.3240318"},{"key":"3_CR45","doi-asserted-by":"crossref","unstructured":"Werner, S., et al.: 3d photonics as enabling technology for deep 3d dram stacking. In: Proceedings of the International Symposium on Memory Systems (MEMSYS), pp. 206\u2013221 (2019)","DOI":"10.1145\/3357526.3357559"},{"key":"3_CR46","doi-asserted-by":"crossref","unstructured":"Yu, K., et al.: A 25 Gb\/s hybrid-integrated silicon photonic source-synchronous receiver with microring wavelength stabilization. IEEE J. Solid-State Circuits 51, 2129\u20132141 (2016)","DOI":"10.1109\/JSSC.2016.2582858"},{"key":"3_CR47","doi-asserted-by":"crossref","unstructured":"Zhang, T., et al.: Half-dram: a high-bandwidth and low-power dram architecture from the rethinking of fine-grained activation. In: Proceedings of the International Symposium on Computer Architecture (ISCA), pp. 349\u2013360. IEEE (2014)","DOI":"10.1145\/2678373.2665724"},{"key":"3_CR48","doi-asserted-by":"crossref","unstructured":"Zhang, Y., et al.: High-density wafer-scale 3-D silicon-photonic integrated circuits. IEEE J. Select. Top. Quant. Electron. 24, 1\u201310 (2018)","DOI":"10.1109\/JSTQE.2018.2827784"}],"container-title":["Lecture Notes in Computer Science","High Performance Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-07312-0_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,1,17]],"date-time":"2023-01-17T12:13:16Z","timestamp":1673957596000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-07312-0_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"ISBN":["9783031073113","9783031073120"],"references-count":48,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-07312-0_3","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2022]]},"assertion":[{"value":"29 May 2022","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ISC High Performance","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on High Performance Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Hamburg","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Germany","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2022","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"29 May 2022","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2 June 2022","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"37","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"supercomputing2022","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Linklings","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"53","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"18","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"0","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"34% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"4","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"5","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"No","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"For the workshops a 27 papers have been accepted for publication out of a total of 43 submissions.","order":10,"name":"additional_info_on_review_process","label":"Additional Info on Review Process","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}