{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,5]],"date-time":"2026-03-05T15:46:28Z","timestamp":1772725588837,"version":"3.50.1"},"publisher-location":"Cham","reference-count":38,"publisher":"Springer International Publishing","isbn-type":[{"value":"9783031094835","type":"print"},{"value":"9783031094842","type":"electronic"}],"license":[{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"},{"start":{"date-parts":[[2022,1,1]],"date-time":"2022-01-01T00:00:00Z","timestamp":1640995200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022]]},"DOI":"10.1007\/978-3-031-09484-2_7","type":"book-chapter","created":{"date-parts":[[2022,6,24]],"date-time":"2022-06-24T14:02:51Z","timestamp":1656079371000},"page":"116-135","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":14,"title":["Branch Different - Spectre Attacks on\u00a0Apple Silicon"],"prefix":"10.1007","author":[{"given":"Lorenz","family":"Hetterich","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Schwarz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2022,6,24]]},"reference":[{"key":"7_CR1","unstructured":"ARM: ARM Architecture Reference Manual ARMv8. ARM Limited (2013)"},{"key":"7_CR2","unstructured":"ARM: Arm coresight performance monitoring unit architecture (2020). https:\/\/developer.arm.com\/documentation\/ihi0091\/a-a"},{"key":"7_CR3","unstructured":"ARM: Learn the architecture: Generic timer (2021). https:\/\/developer.arm.com\/documentation\/102379\/0000\/The-processor-timers"},{"key":"7_CR4","unstructured":"ARM: Whitepaper Cache Speculation Side-channels (2018). https:\/\/developer.arm.com\/support\/arm-security-updates\/speculative-processor-vulnerability\/download-the-whitepaper"},{"key":"7_CR5","doi-asserted-by":"crossref","unstructured":"Bhattacharyya, A., et al.: SMoTherSpectre: exploiting speculative execution through port contention. In: CCS (2019)","DOI":"10.1145\/3319535.3363194"},{"key":"7_CR6","doi-asserted-by":"crossref","unstructured":"Bhattacharyya, A., et al.: SMoTherSpectre: exploiting speculative execution through port contention. arXiv:1903.01843 (2019)","DOI":"10.1145\/3319535.3363194"},{"key":"7_CR7","unstructured":"Canella, C., et al.: A systematic evaluation of transient execution attacks and defenses. In: USENIX Security Symposium (2019). extended classification tree and PoCs at https:\/\/transient.fail\/"},{"key":"7_CR8","unstructured":"Easdon, C., Schwarz, M., Schwarzl, M., Gruss, D.: Rapid prototyping for microarchitectural attacks. In: USENIX Security (2022)"},{"key":"7_CR9","doi-asserted-by":"crossref","unstructured":"Gras, B., Razavi, K.: ASLR on the line: practical cache attacks on the MMU. In: NDSS (2017)","DOI":"10.14722\/ndss.2017.23271"},{"key":"7_CR10","unstructured":"Green, M., Rodrigues-Lima, L., Zankl, A., Irazoqui, G., Heyszl, J., Eisenbarth, T.: AutoLock: why cache attacks on ARM are harder than you think. In: USENIX Security Symposium (2017)"},{"key":"7_CR11","unstructured":"Gruss, D., Spreitzer, R., Mangard, S.: Cache template attacks: automating attacks on inclusive last-level caches. In: USENIX Security Symposium (2015)"},{"key":"7_CR12","doi-asserted-by":"crossref","unstructured":"Haas, G., Potluri, S., Aysu, A.: itimed: Cache attacks on the apple a10 fusion soc. Cryptology ePrint Archive (2021)","DOI":"10.1109\/HOST49136.2021.9702290"},{"key":"7_CR13","unstructured":"Handley, M.: M1 Exploration - v0.70 (2021)"},{"key":"7_CR14","unstructured":"Intel: Intel analysis of speculative execution side channels (2018). https:\/\/newsroom.intel.com\/wp-content\/uploads\/sites\/11\/2018\/01\/Intel-Analysis-of-Speculative-Execution-Side-Channels.pdf"},{"key":"7_CR15","doi-asserted-by":"crossref","unstructured":"Johannesmeyer, B., Koschel, J., Razavi, K., Bos, H., Giuffrida, C.: Kasper: scanning for generalized transient execution gadgets in the linux kernel. In: NDSS (2022)","DOI":"10.14722\/ndss.2022.24221"},{"key":"7_CR16","doi-asserted-by":"crossref","unstructured":"Kocher, P., et al.: Spectre attacks: exploiting speculative execution. In: S&P (2019)","DOI":"10.1109\/SP.2019.00002"},{"key":"7_CR17","unstructured":"Koruyeh, E.M., Khasawneh, K., Song, C., Abu-Ghazaleh, N.: Spectre returns! speculation attacks using the return stack buffer. In: WOOT (2018)"},{"key":"7_CR18","unstructured":"Lipp, M., Gruss, D., Schwarz, M.: AMD prefetch attacks through power and time. In: USENIX Security (2022)"},{"key":"7_CR19","unstructured":"Lipp, M., Gruss, D., Spreitzer, R., Maurice, C., Mangard, S.: ARMageddon: cache attacks on mobile devices. In: USENIX Security Symposium (2016)"},{"key":"7_CR20","unstructured":"Lipp, M., et al.: Meltdown: reading kernel memory from user space. In: USENIX Security Symposium (2018)"},{"key":"7_CR21","doi-asserted-by":"crossref","unstructured":"Liu, F., Yarom, Y., Ge, Q., Heiser, G., Lee, R.B.: Last-level cache side-channel attacks are practical. In: S&P (2015)","DOI":"10.1109\/SP.2015.43"},{"key":"7_CR22","doi-asserted-by":"crossref","unstructured":"Lou, X., Zhang, T., Jiang, J., Zhang, Y.: A survey of microarchitectural side-channel vulnerabilities, attacks, and defenses in cryptography. In: ACM CSUR (2021)","DOI":"10.1145\/3456629"},{"key":"7_CR23","unstructured":"Loughlin, K., et al.: DOLMA: securing speculation with the principle of transient non-observability. In: USENIX Security Symposium (2021)"},{"key":"7_CR24","doi-asserted-by":"crossref","unstructured":"Maisuradze, G., Rossow, C.: ret2spec: speculative execution using return stack buffers. In: CCS (2018)","DOI":"10.1145\/3243734.3243761"},{"key":"7_CR25","doi-asserted-by":"crossref","unstructured":"Maurice, C., Neumann, C., Heen, O., Francillon, A.: C5: cross-cores cache covert channel. In: DIMVA (2015)","DOI":"10.1007\/978-3-319-20550-2_3"},{"key":"7_CR26","doi-asserted-by":"crossref","unstructured":"Maurice, C., et al.: Hello from the other side: SSH over robust cache covert channels in the cloud. In: NDSS (2017)","DOI":"10.14722\/ndss.2017.23294"},{"key":"7_CR27","doi-asserted-by":"crossref","unstructured":"Osvik, D.A., Shamir, A., Tromer, E.: Cache attacks and countermeasures: the case of AES. In: CT-RSA (2006)","DOI":"10.1007\/11605805_1"},{"key":"7_CR28","doi-asserted-by":"crossref","unstructured":"Schwarz, M., Maurice, C., Gruss, D., Mangard, S.: Fantastic timers and where to find them: high-resolution microarchitectural attacks in javascript. In: FC (2017)","DOI":"10.1007\/978-3-319-70972-7_13"},{"key":"7_CR29","doi-asserted-by":"crossref","unstructured":"Schwarz, M., Schwarzl, M., Lipp, M., Gruss, D.: NetSpectre: read arbitrary memory over network. In: ESORICS (2019)","DOI":"10.1007\/978-3-030-29959-0_14"},{"key":"7_CR30","doi-asserted-by":"crossref","unstructured":"Schwarz, M., Weiser, S., Gruss, D., Maurice, C., Mangard, S.: Malware guard extension: using SGX to conceal cache attacks. In: DIMVA (2017)","DOI":"10.1007\/978-3-319-60876-1_1"},{"key":"7_CR31","unstructured":"Schwarzl, M., et al.: Dynamic process isolation. arXiv:2110.04751 (2021)"},{"key":"7_CR32","unstructured":"Shah, A.: Apple is beginning to undo decades of Intel, x86 dominance in PC market. The Register (2021). https:\/\/www.theregister.com\/2021\/11\/12\/apple_arm_m1_intel_x86_market\/"},{"key":"7_CR33","volume-title":"Mac OS X Internals: A Systems Approach: A Systems Approach","author":"A Singh","year":"2016","unstructured":"Singh, A.: Mac OS X Internals: A Systems Approach: A Systems Approach. Addison-Wesley, Boston (2016)"},{"key":"7_CR34","unstructured":"Turner, P.: Retpoline: a software construct for preventing branch-target-injection (2018). https:\/\/support.google.com\/faqs\/answer\/7625886"},{"key":"7_CR35","doi-asserted-by":"crossref","unstructured":"Vila, P., K\u00f6pf, B., Morales, J.: Theory and practice of finding eviction sets. In: S&P (2019)","DOI":"10.1109\/SP.2019.00042"},{"key":"7_CR36","unstructured":"Weber, D., Ibrahim, A., Nemati, H., Schwarz, M., Rossow, C.: Osiris: automated discovery of microarchitectural side channels. In: USENIX Security (2021)"},{"key":"7_CR37","doi-asserted-by":"publisher","first-page":"603","DOI":"10.1109\/TNET.2014.2304439","volume":"23","author":"Z Wu","year":"2014","unstructured":"Wu, Z., Xu, Z., Wang, H.: Whispers in the hyper-space: high-bandwidth and reliable covert channel attacks inside the cloud. ACM Trans. Netw. 23, 603\u2013615 (2014)","journal-title":"ACM Trans. Netw."},{"key":"7_CR38","unstructured":"Yarom, Y., Falkner, K.: Flush+reload: a high resolution, low noise, L3 cache side-channel attack. In: USENIX Security Symposium (2014)"}],"container-title":["Lecture Notes in Computer Science","Detection of Intrusions and Malware, and Vulnerability Assessment"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-09484-2_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,24]],"date-time":"2022-06-24T14:04:00Z","timestamp":1656079440000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-09484-2_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022]]},"ISBN":["9783031094835","9783031094842"],"references-count":38,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-09484-2_7","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2022]]},"assertion":[{"value":"24 June 2022","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"DIMVA","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Detection of Intrusions and Malware, and Vulnerability Assessment","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Cagliari","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Italy","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2022","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"29 June 2022","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"1 July 2022","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"19","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"dimva2022","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/sites.unica.it\/dimva2022\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Double-blind","order":1,"name":"type","label":"Type","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"HotCRP","order":2,"name":"conference_management_system","label":"Conference Management System","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"39","order":3,"name":"number_of_submissions_sent_for_review","label":"Number of Submissions Sent for Review","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"10","order":4,"name":"number_of_full_papers_accepted","label":"Number of Full Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"1","order":5,"name":"number_of_short_papers_accepted","label":"Number of Short Papers Accepted","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"26% - The value is computed by the equation \"Number of Full Papers Accepted \/ Number of Submissions Sent for Review * 100\" and then rounded to a whole number.","order":6,"name":"acceptance_rate_of_full_papers","label":"Acceptance Rate of Full Papers","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"3","order":7,"name":"average_number_of_reviews_per_paper","label":"Average Number of Reviews per Paper","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"2.1","order":8,"name":"average_number_of_papers_per_reviewer","label":"Average Number of Papers per Reviewer","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}},{"value":"Yes","order":9,"name":"external_reviewers_involved","label":"External Reviewers Involved","group":{"name":"ConfEventPeerReviewInformation","label":"Peer Review Information (provided by the conference organizers)"}}]}}